M.tech vlsi -ieee 2015
•Download as DOCX, PDF•
0 likes•40 views
Features: 100% pakka results documentation paper publishing Plagarisam check ppts base paper extension Address: #105, Gyan Arcade, Beside sheesh mahal theater, Near kanakadurga temple, Ameerpet, HYDERABAD-9581464142
Recommended
More Related Content
Viewers also liked
Viewers also liked (11)
Similar to M.tech vlsi -ieee 2015
Similar to M.tech vlsi -ieee 2015 (20)
More from MSR PROJECTS
More from MSR PROJECTS (18)
Recently uploaded
Recently uploaded (20)
M.tech vlsi -ieee 2015
- 1. MSR PROJECTS (9581464142) VLSI PROJECTS-2015-16 Address: #105,Gyan arcade,Beside sheesh mahal there, Near kanaka duga temple,Ameerpet, Hyderabad. E- mail: msrprojectshyd@gmail.com, Web: http://msrprojects.weebly.com facebook.com/m.s.r.project, No: +91 9581464142 PROJECT CODE PROJECT TITLE YEAR VL01 Area-Efficient Fixed-Width Squarer With Dynamic Error-Comvlnsation Circuit 2015 VL02 A 5.8-Ghz Wideband Tspc Divide-By-16/17 Dual Modulus Prescaler 2015 VL03 Low-Cost High-Vlrformance Vlsi Architecture For Montgomery Modular Multiplication 2015 VL04 A Low-Power Hybrid Ro Puf With Improved Thermal Stability For Light Weight Applications 2015 VL05 Low-Power And Area-Efficient Shift Register Using Pulsed Latches 2015 VL06 Low-Power Programmable Prpg With Test Compression Capabilities 2015 VL07 Non-Binary Orthogonal Latin Square Codes For A Multilevel Phase Charge Memory (Pcm) 2015 VL08 A Novel Area-Efficient Vlsi Architecture For Recursion Computation In Lte Turbo Decoders 2015 VL09 Reliable And Error Detection Architectures Of Pomaranch For False-Alarm- Sensitive Cryptographic Applications 2015 VL10 Input-Based Dynamic Reconfiguration Of Approximate Arithmetic Units For Video Encoding 2015 VL11 A Generalized Algorithm And Reconfigurable Architecture For Efficient And Scalable Orthogonal Approximation Of Dct 2015 VL12 Energy And Area Efficient Three-Input Xor/Xnors With Systematic Cell Design Methodology 2015 VL13 Recursive Approach To The Design Of A Parallel Self-Timed Adder 2015 VL14 Fault Tolerant Parallel Ffts Using Error Correction Codes And Parseval Checks 2015
- 2. MSR PROJECTS (9581464142) VLSI PROJECTS-2015-16 Address: #105,Gyan arcade,Beside sheesh mahal there, Near kanaka duga temple,Ameerpet, Hyderabad. E- mail: msrprojectshyd@gmail.com, Web: http://msrprojects.weebly.com facebook.com/m.s.r.project, No: +91 9581464142 VL15 Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations 2015 VL16 A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications 2015 VL17 An Area-Efficient Relaxed Half-Stochastic Decoding Architecture for Nonbinary LDPC Codes 2015 VL18 High-Throughput Finite Field Multipliers Using Redundant Basis for FPGA and ASIC Implementations 2015 VL19 An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability 2015 VL20 Fast Sign Detection Algorithm for the RNS Moduli Set {2n+1 − 1, 2n − 1, 2n} 2015 VL21 Variable Latency Speculative Han-Carlson Adder 2015 VL22 High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels 2015 VL23 Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic 2015 VL24 Efficient Coding Schemes for Fault-Tolerant Parallel Filters 2015 VL25 Trade-Offs for Threshold Implementations Illustrated on AES 2015 VL26 Novel Design Algorithm for Low Complexity Programmable FIR Filters Based on Extended Double Base Number System 2015 VL27 Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications 2015 VL28 Result-Biased Distributed-Arithmetic-Based Filter Architectures for Approximately Computing the DWT 2015
- 3. MSR PROJECTS (9581464142) VLSI PROJECTS-2015-16 Address: #105,Gyan arcade,Beside sheesh mahal there, Near kanaka duga temple,Ameerpet, Hyderabad. E- mail: msrprojectshyd@gmail.com, Web: http://msrprojects.weebly.com facebook.com/m.s.r.project, No: +91 9581464142 VL29 Design and Analysis of Approximate Compressors for Multiplication 2015 VL30 Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications 2015 VL31 A novel approach to realize Built-in-self-test(BIST) enabled UART using VHDL 2014 VL32 Area-Delay Efficient Binary Adders in QCA 2014 VL33 High Speed Convolution and Deconvolution Algorithm (Based on Ancient Indian Vedic Mathematics) 2014 VL34 Design and Simulation of Power Efficient Traffic Light Controller (PTLC) 2014 VL35 An Optimized Modified Booth Recoder for Efficient Design of the Add- Multiply Operator 2014 VL36 High-Throughput Multi standard Transform Core Supporting MPEG/H.264/VC-1 Using Common Sharing Distributed Arithmetic 2014 VL37 Improved 8-Point Approximate DCT for Image and Video Compression Requiring Only 14 Additions 2014 VL38 Energy-Efficient High-Throughput Montgomery Modular Multipliers for RSA Cryptosystems 2014 VL39 Bit-Level Optimization of Adder-Trees for Multiple Constant Multiplications for Efficient FIR Filter Implementation 2014 VL40 Area–Delay–Power Efficient Carry-Select Adder 2014