SlideShare a Scribd company logo
1 of 28
Minimization of
Switching Functions
Unit-II
Topics:
1. Karnaugh Map Method
2. Prime Implicants
3. Don’t Care Combinations
4. Minimal SOP and POS forms
5. Quine Mc Cluskey Tabular Method
6. Prime Implicant Chart
7. Simplification Rules
Simplifying Switching Functions
 SOP and POS expressions
==> 2-level circuits
Minimum SOP/POS expression:
 Minimize the number of literals
 Minimum number of terms
How?
 Algebraically: I.e. using the axioms and theorems of
Boolean algebra.
 Karnaugh Map
 McCluskey Method
Simplifying Switching Functions:
K-Map
Simplifying Theorem:
XY + X’Y = Y
Definition: Logical Adjacency
Two terms are logically adjacent if they differ in only one literal: the
literal is complemented in one term and non-complemented in the other.
Two Logically adjacent terms can be combined into one term consisting
of only the common literals
1. Karnaugh-Map (K-Map)
2-dimensional representation of a truth table.
Logically adjacent terms are physically adjacent in the map.
2-Variable Functions: F(X,Y) = XY + X’Y
X Y
0 0
0 1
1 0
1 1
F(X,Y)
m0
m1
m2
m3
2-Variable K-Map
X
Y
0 1
0
1
X
Y
0 1
0
1
00
01
10
11
X’Y’
X’Y
XY’
XY
Note:Note:
• Logically adjacent cells are
physically adjacent in the k-map
• Each cells has two adjacent cells
X
Y
0 1
0
1
m0 m2
m1 m3
Function Minimization Using K-Maps
1. Each square (minterm) in a k-map of 2 variables has 2 logically
adjacent squares, each square in a 3-variable k-map has 3
adjacent squares, etc.
2. Combine only the minterms for which the function is 1.
3. When combining terms on a k-map, group adjacent squares in
groups of powers of 2 (I.e. 2, 4, 8, etc.). Grouping two squares
eliminates one variables, grouping 4 squares eliminates 2
variables, etc.
 Can't combine a group of 3 minterms
Function Minimization Using K-Maps
4. Group as many squares together as possible; the larger the group is
the fewer the number of literals in the resulting product term
5. Select as few groups as possible to cover all the minterms of the
functions. A minterm is covered if it is included in at least one
group. Each minterm may be covered as many times as it is
needed; however, it must be covered at least once.
6. In combining squares on the map, always begin with those squares
for which there are the fewest number of adjacent squares (the
“loneliest" squares on the map).
2. Prime Implicants
Definitions:
 Implicant: a product term that could be used to cover one or more
minterms
 Prime Implicant: A product term obtained by combining the
maximum number of adjacent squares in the map.
 Essential Prime Implicant: A prime implicant that covers at least
one minterm that is not covered by any other prime implicant.
 All essential prime implicants must be included in the final
minimal expression.
Definitions (Cont.)
 Cover of function: is a set of prime implicants for which
each minterm of the function is covered by at least one
prime implicant.
 All essential prime implicants must be included in the
cover of a function.
3. Don’t care conditions
 In practice there are some applications where the function is not
specified for certain combinations of the variables.
 In most applications we simply don’t care what value is assumed by
the function for the unspecified min terms.
 It is customary to call the unspecified min terms of a function don’t-
care conditions.
 These don’t-care conditions can be used on a map to provide
further simplification of the Boolean Expression.
4. Algorithm for Deriving the
Minimal SOP
1. Circle all prime implicants on the k-map.
2. 2. Identify and select all essential prime implicants.
3. Select a minimum subset of the remaining prime implicants to cover
those minterms not covered by the essential prime implicants.
00 01
00
01
11
10
11 10
Four Variable K-map
ABC
DE
000 001
00
01
11
10
011 010 100 101 111 110
m16
m17
m19
m18
m20
m21
m23
m22
m28
m29
m31
m30
m24
m25
m27
m26
ABC
DE
00
01
11
10
m0
m1
m3
m2
m4
m5
m7
m6
m12
m13
m15
m14
m8
m9
m11
m10
Five Variable K-map
More Examples
Find min. SOP and POS expression for each of the
following functions
1. F(A,B,C,D) = Σ m(2,3,5,7,10,11,13,14,15)
2. G(W,X,Y,Z)= Π M(1,3,4,5,7)
3. H(A,B,C,D) = Σm(1,3,4,7,11)+d(5,12,13,14,15)
4. F2(A,B,C,D)= Σ m(1,2,7,12,15)+d(5,9,10,11,13)
5. F3(A,B,C,D,E) = Σ
m(0,1,2,4,5,6,13,15,16,18,22,24,26,29)
TabulationTabulation
MethodMethod
5. Tabulation Method
 Map method is a trial-and-error procedure
 Tabulation method performs thorough search
 It starts with SOM and consists of 2 steps:
 PIs generation
 group minterms by number of 1s
 compare minterms & find pairs that differ in 1 variable
 generate subcubes
 repeat the above 3 steps to generate subcubes until no more
subcubes can be generated
 Minimal cover generation
 find EPIs through a selection table
 find minimal cover through the POS of PIs
 K-map representation:
 PIs generation:
 0-subcubes
Example: simplify w’y’z’ + wz + xyz + w’y
00 01 11 10
00 1 0 1 1
01 1 0 1 1
11 0 1 1 0
10 0 1 1 0
yz
wx
 1-subcubes
 2-subcubes
Example: simplify w’y’z’ + wz + xyz + w’y (cont.)
 Minimal cover generation:
 EPIs selection
 PI list: w’z’, w’y, yz, wz
 EPI list: w’z’, wz
 POS: (P2 + P3)(P2 + P3) = P2 + P3
 Minimal cover expressions:
 F1 = w’z’ + wz + w’y
 F2 = w’z’ + wz + yz
Example: simplify w’y’z’ + wz + xyz + w’y (cont.)
 K-map representation:
 PIs generation:
 0-subcubes, 1-subcubes
Another example
00 01 11 10
00 0 0 0 1
01 0 0 1 1
11 0 1 1 0
10 1 1 0 0
yz
wx
 Minimal cover generation:
 EPIs selection
 PI list: w’yz’, x’y’z, w’xy, wx’z, xyz, wyz
 EPI list: w’yz’, x’y’z
 POS: (P3 + P5)(P4 + P6)(P5 + P6) =
(P3 + P5)(P4P5 + P5P6 + P4P6 + P6) =
P3P4P5 + P4P5 + P3P6 + P5P6
 Minimal cover expressions:
 F1 = w’yz’ + x’y’z + wx’z + xyz
 F2 = w’yz’ + x’y’z + w’xy + wyz
 F3 = w’yz’ + x’y’z + xyz + wyz
Another example (cont.)
EXAMPLE
f on
= {m0, m1, m2, m3, m5, m8, m10, m11, m13, m15} = ∑ (0, 1, 2, 3, 5, 8, 10, 11, 13,
15)
Minterm Cube
0 0 0 0 0 
1 0 0 0 1 
2 0 0 1 0 
8 1 0 0 0 
3 0 0 1 1 
5 0 1 0 1 
10 1 0 1 0 
11 1 0 1 1 
13 1 1 0 1 
15 1 1 1 1 
Minterm Cube
0,1 0 0 0 - 
0,2 0 0 - 0 
0,8 - 0 0 0 
1,3 0 0 - 1 
1,5 0 - 0 1 PI=D
2,3 0 0 1 - 
2,10 - 0 1 0 
8,10 1 0 - 0 
3,11 - 0 1 1 
5,13 - 1 0 1 PI=E
10,11 1 0 1 - 
11,15 1 - 1 1 PI=F
13,15 1 1 - 1 PI=G
Minterm Cube
0,1,2,3 0 0 - - PI=A
0,8,2,10 - 0 - 0 PI=C
2,3,10,11 - 0 1 - PI=B
f on
= {A,B,C,D,E,F,G} = {00--, -01-, -0-0, 0-01, -101, 1-11, 11-1}
6. Construct Cover Table
 PIs Along Vertical Axis (in order of # of literals)
 Minterms Along Horizontal Axis
0 1 2 3 5 8 10 11 13 15
A x x x x
B x x x x
C x x x x
D x x
E x x
F x x
G x x
Finding the Minimum Cover
 Extract All Essential Prime Implicants, EPI
 EPIs are the PI for which a Single x Appears in a Column
0 1 2 3 5 8 10 11 13 15
A x x x x
B x x x x
C x x x x
D x x
E x x
F x x
G x x
• C is an EPI .
• Row C and Columns 0, 2, 8, and 10 can be Eliminated
Giving Reduced Cover Table
• Examine Reduced Table for New EPIs
Reduced Table
0 1 2 3 5 8 10 11 13 15
A x x x x
B x x x x
C x x x x
D x x
E x x
F x x
G x x
1 3 5 11 13 15
A x x
B x x
D x x
E x x
F x x
G x x
Essential row
Distinguished Column
•The Row of an EPI is an
Essential row
•The Column of the Single x in
the Essential Row is a
Distinguished Column
The Reduced Cover Table
 Initially, Columns 0, 2, 8 and 10 Removed
1 3 5 11 13 15
A x x
B x x
D x x
E x x
F x x
G x x
• No EPIs are Present
• No Row Dominance Exists
• No Column Dominance Exists
• This is Cyclic Cover Table
• Must Solve Exactly OR Use a Heuristic
Unit 1(stld)

More Related Content

What's hot

8085 microprocessor Architecture and Pin description
8085 microprocessor Architecture and Pin description 8085 microprocessor Architecture and Pin description
8085 microprocessor Architecture and Pin description Vijay Kumar
 
Parallel Adder and Subtractor
Parallel Adder and SubtractorParallel Adder and Subtractor
Parallel Adder and SubtractorSmit Shah
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logicGaditek
 
8085 microprocessor ramesh gaonkar
8085 microprocessor   ramesh gaonkar8085 microprocessor   ramesh gaonkar
8085 microprocessor ramesh gaonkarSAQUIB AHMAD
 
8051 data types and directives
8051 data types and directives8051 data types and directives
8051 data types and directivesSARITHA REDDY
 
Sequential circuits in digital logic design
Sequential circuits in digital logic designSequential circuits in digital logic design
Sequential circuits in digital logic designNallapati Anindra
 
Stacks & subroutines 1
Stacks & subroutines 1Stacks & subroutines 1
Stacks & subroutines 1deval patel
 
I/O port programming in 8051
I/O port programming in 8051I/O port programming in 8051
I/O port programming in 8051ssuser3a47cb
 
Error detection & correction codes
Error detection & correction codesError detection & correction codes
Error detection & correction codesRevathi Subramaniam
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organizationMazin Alwaaly
 
INTERRUPTS OF 8086 MICROPROCESSOR
INTERRUPTS OF 8086 MICROPROCESSORINTERRUPTS OF 8086 MICROPROCESSOR
INTERRUPTS OF 8086 MICROPROCESSORGurudev joshi
 
Interrupts on 8086 microprocessor by vijay kumar.k
Interrupts on 8086 microprocessor by vijay kumar.kInterrupts on 8086 microprocessor by vijay kumar.k
Interrupts on 8086 microprocessor by vijay kumar.kVijay Kumar
 
Input output organization
Input output organizationInput output organization
Input output organizationabdulugc
 
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic CircuitRamasubbu .P
 
8051 microcontroller lecture ppt by Tarun Khaneja ( 9034406598 )
8051 microcontroller lecture ppt by Tarun Khaneja ( 9034406598 )8051 microcontroller lecture ppt by Tarun Khaneja ( 9034406598 )
8051 microcontroller lecture ppt by Tarun Khaneja ( 9034406598 )Tarun Khaneja
 

What's hot (20)

8085 microprocessor Architecture and Pin description
8085 microprocessor Architecture and Pin description 8085 microprocessor Architecture and Pin description
8085 microprocessor Architecture and Pin description
 
Parallel Adder and Subtractor
Parallel Adder and SubtractorParallel Adder and Subtractor
Parallel Adder and Subtractor
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
 
8085 microprocessor ramesh gaonkar
8085 microprocessor   ramesh gaonkar8085 microprocessor   ramesh gaonkar
8085 microprocessor ramesh gaonkar
 
Ring counter
Ring counterRing counter
Ring counter
 
8051 data types and directives
8051 data types and directives8051 data types and directives
8051 data types and directives
 
ARM Processors
ARM ProcessorsARM Processors
ARM Processors
 
Sequential circuits in digital logic design
Sequential circuits in digital logic designSequential circuits in digital logic design
Sequential circuits in digital logic design
 
Stacks & subroutines 1
Stacks & subroutines 1Stacks & subroutines 1
Stacks & subroutines 1
 
I/O port programming in 8051
I/O port programming in 8051I/O port programming in 8051
I/O port programming in 8051
 
Error detection & correction codes
Error detection & correction codesError detection & correction codes
Error detection & correction codes
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
 
INTERRUPTS OF 8086 MICROPROCESSOR
INTERRUPTS OF 8086 MICROPROCESSORINTERRUPTS OF 8086 MICROPROCESSOR
INTERRUPTS OF 8086 MICROPROCESSOR
 
Interrupts on 8086 microprocessor by vijay kumar.k
Interrupts on 8086 microprocessor by vijay kumar.kInterrupts on 8086 microprocessor by vijay kumar.k
Interrupts on 8086 microprocessor by vijay kumar.k
 
Input output organization
Input output organizationInput output organization
Input output organization
 
Timing diagram 8085 microprocessor
Timing diagram 8085 microprocessorTiming diagram 8085 microprocessor
Timing diagram 8085 microprocessor
 
PIC Microcontroller | ADC Interfacing
PIC Microcontroller | ADC InterfacingPIC Microcontroller | ADC Interfacing
PIC Microcontroller | ADC Interfacing
 
Interrupts of 8086
Interrupts of 8086Interrupts of 8086
Interrupts of 8086
 
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic Circuit
 
8051 microcontroller lecture ppt by Tarun Khaneja ( 9034406598 )
8051 microcontroller lecture ppt by Tarun Khaneja ( 9034406598 )8051 microcontroller lecture ppt by Tarun Khaneja ( 9034406598 )
8051 microcontroller lecture ppt by Tarun Khaneja ( 9034406598 )
 

Viewers also liked

Environment protection act
Environment protection actEnvironment protection act
Environment protection actSurbhi Gupta
 
Environment Protection Act
Environment Protection ActEnvironment Protection Act
Environment Protection Actsairamya20
 
Switching theory and logic design.
Switching theory and logic design.Switching theory and logic design.
Switching theory and logic design.Anto Jose Moyalan
 
Environmental Pollution, protective measures of pollution
 Environmental Pollution, protective measures of pollution Environmental Pollution, protective measures of pollution
Environmental Pollution, protective measures of pollutionpardeeprattan
 
Environmental Pollution and its control measures
Environmental Pollution and its control measuresEnvironmental Pollution and its control measures
Environmental Pollution and its control measuresmalikabegumn
 
100 uses of water
100 uses of water100 uses of water
100 uses of waterAshley Egan
 
Environmental pollution control
Environmental pollution controlEnvironmental pollution control
Environmental pollution controlpriyanka odela
 
Water resource management
Water resource management  Water resource management
Water resource management Rohan Mohite
 
Water Resources Power Point Presentation
Water Resources Power Point PresentationWater Resources Power Point Presentation
Water Resources Power Point Presentationnatalia97
 
The environmental (protection) act, 1986
The environmental (protection) act, 1986The environmental (protection) act, 1986
The environmental (protection) act, 1986ACS Shalu Saraf
 

Viewers also liked (15)

Karnaugh
KarnaughKarnaugh
Karnaugh
 
STLD Unit 1
STLD Unit 1STLD Unit 1
STLD Unit 1
 
Environment protection act
Environment protection actEnvironment protection act
Environment protection act
 
Unit 1(stld)
Unit 1(stld)Unit 1(stld)
Unit 1(stld)
 
Environment Protection Act
Environment Protection ActEnvironment Protection Act
Environment Protection Act
 
Switching theory and logic design.
Switching theory and logic design.Switching theory and logic design.
Switching theory and logic design.
 
Environmental Pollution, protective measures of pollution
 Environmental Pollution, protective measures of pollution Environmental Pollution, protective measures of pollution
Environmental Pollution, protective measures of pollution
 
Use of water
Use of waterUse of water
Use of water
 
Environmental Pollution and its control measures
Environmental Pollution and its control measuresEnvironmental Pollution and its control measures
Environmental Pollution and its control measures
 
100 uses of water
100 uses of water100 uses of water
100 uses of water
 
HOT SPOTS OF BIODIVERSITY
HOT SPOTS OF BIODIVERSITYHOT SPOTS OF BIODIVERSITY
HOT SPOTS OF BIODIVERSITY
 
Environmental pollution control
Environmental pollution controlEnvironmental pollution control
Environmental pollution control
 
Water resource management
Water resource management  Water resource management
Water resource management
 
Water Resources Power Point Presentation
Water Resources Power Point PresentationWater Resources Power Point Presentation
Water Resources Power Point Presentation
 
The environmental (protection) act, 1986
The environmental (protection) act, 1986The environmental (protection) act, 1986
The environmental (protection) act, 1986
 

Similar to Unit 1(stld)

Digital electronics k map comparators and their function
Digital electronics k map comparators and their functionDigital electronics k map comparators and their function
Digital electronics k map comparators and their functionkumarankit06875
 
Kmaps By Ms Nita Arora
Kmaps By Ms Nita AroraKmaps By Ms Nita Arora
Kmaps By Ms Nita Arorakulachihansraj
 
SOP_POS_kmap_ DJ_Section_B.pptx
SOP_POS_kmap_ DJ_Section_B.pptxSOP_POS_kmap_ DJ_Section_B.pptx
SOP_POS_kmap_ DJ_Section_B.pptxdivanshujain8
 
Kmap Slideshare
Kmap SlideshareKmap Slideshare
Kmap Slidesharetech4us
 
Kmap Slideshare
Kmap SlideshareKmap Slideshare
Kmap Slidesharetech4us
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1Supanna Shirguppe
 
Department of MathematicsMTL107 Numerical Methods and Com.docx
Department of MathematicsMTL107 Numerical Methods and Com.docxDepartment of MathematicsMTL107 Numerical Methods and Com.docx
Department of MathematicsMTL107 Numerical Methods and Com.docxsalmonpybus
 
Engineering electronics and electrical 3 K-Maps.pptx
Engineering electronics and electrical 3 K-Maps.pptxEngineering electronics and electrical 3 K-Maps.pptx
Engineering electronics and electrical 3 K-Maps.pptxxenxavy2
 
D igl elex-day5_recorded-lec
D igl elex-day5_recorded-lecD igl elex-day5_recorded-lec
D igl elex-day5_recorded-lecLai Mendoza
 
شيت دمحمددسوقى
شيت دمحمددسوقىشيت دمحمددسوقى
شيت دمحمددسوقىabdoo2020
 
PRINCIPLES OF COMBINATIONAL LOGIC-2
PRINCIPLES OF COMBINATIONAL LOGIC-2PRINCIPLES OF COMBINATIONAL LOGIC-2
PRINCIPLES OF COMBINATIONAL LOGIC-2Supanna Shirguppe
 
ECE 2103_L6 Boolean Algebra Canonical Forms [Autosaved].pptx
ECE 2103_L6 Boolean Algebra Canonical Forms [Autosaved].pptxECE 2103_L6 Boolean Algebra Canonical Forms [Autosaved].pptx
ECE 2103_L6 Boolean Algebra Canonical Forms [Autosaved].pptxMdJubayerFaisalEmon
 

Similar to Unit 1(stld) (20)

STLD- Switching functions
STLD- Switching functions STLD- Switching functions
STLD- Switching functions
 
Digital electronics k map comparators and their function
Digital electronics k map comparators and their functionDigital electronics k map comparators and their function
Digital electronics k map comparators and their function
 
Karnaugh Map
Karnaugh MapKarnaugh Map
Karnaugh Map
 
Boolean Algebra
Boolean AlgebraBoolean Algebra
Boolean Algebra
 
Kmaps By Ms Nita Arora
Kmaps By Ms Nita AroraKmaps By Ms Nita Arora
Kmaps By Ms Nita Arora
 
SOP_POS_kmap_ DJ_Section_B.pptx
SOP_POS_kmap_ DJ_Section_B.pptxSOP_POS_kmap_ DJ_Section_B.pptx
SOP_POS_kmap_ DJ_Section_B.pptx
 
Kmap Slideshare
Kmap SlideshareKmap Slideshare
Kmap Slideshare
 
Kmap Slideshare
Kmap SlideshareKmap Slideshare
Kmap Slideshare
 
Chapter 3 2
Chapter 3 2Chapter 3 2
Chapter 3 2
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1
 
Department of MathematicsMTL107 Numerical Methods and Com.docx
Department of MathematicsMTL107 Numerical Methods and Com.docxDepartment of MathematicsMTL107 Numerical Methods and Com.docx
Department of MathematicsMTL107 Numerical Methods and Com.docx
 
Engineering electronics and electrical 3 K-Maps.pptx
Engineering electronics and electrical 3 K-Maps.pptxEngineering electronics and electrical 3 K-Maps.pptx
Engineering electronics and electrical 3 K-Maps.pptx
 
05 karnaugh maps
05 karnaugh maps05 karnaugh maps
05 karnaugh maps
 
De EE unit-2.pptx
De EE unit-2.pptxDe EE unit-2.pptx
De EE unit-2.pptx
 
D igl elex-day5_recorded-lec
D igl elex-day5_recorded-lecD igl elex-day5_recorded-lec
D igl elex-day5_recorded-lec
 
شيت دمحمددسوقى
شيت دمحمددسوقىشيت دمحمددسوقى
شيت دمحمددسوقى
 
PRINCIPLES OF COMBINATIONAL LOGIC-2
PRINCIPLES OF COMBINATIONAL LOGIC-2PRINCIPLES OF COMBINATIONAL LOGIC-2
PRINCIPLES OF COMBINATIONAL LOGIC-2
 
ECE 2103_L6 Boolean Algebra Canonical Forms [Autosaved].pptx
ECE 2103_L6 Boolean Algebra Canonical Forms [Autosaved].pptxECE 2103_L6 Boolean Algebra Canonical Forms [Autosaved].pptx
ECE 2103_L6 Boolean Algebra Canonical Forms [Autosaved].pptx
 
Chapter-3.pdf
Chapter-3.pdfChapter-3.pdf
Chapter-3.pdf
 
Chapter-3.pdf
Chapter-3.pdfChapter-3.pdf
Chapter-3.pdf
 

More from Abhinay Potlabathini

A11 microprocessors & microcontrollers (common to eee, ece and ecm)
A11 microprocessors & microcontrollers (common to eee, ece and ecm)A11 microprocessors & microcontrollers (common to eee, ece and ecm)
A11 microprocessors & microcontrollers (common to eee, ece and ecm)Abhinay Potlabathini
 
A10 microprocessor & microcontrollers ( eee, ece & ecm )
A10 microprocessor & microcontrollers ( eee, ece & ecm )A10 microprocessor & microcontrollers ( eee, ece & ecm )
A10 microprocessor & microcontrollers ( eee, ece & ecm )Abhinay Potlabathini
 
A12 microprocessors & microcontrollers (common to eee & ecm)
A12 microprocessors & microcontrollers (common to eee & ecm)A12 microprocessors & microcontrollers (common to eee & ecm)
A12 microprocessors & microcontrollers (common to eee & ecm)Abhinay Potlabathini
 
A10 a11-microprocessor & microcontrollers (common to eee, ece & ecm)
A10 a11-microprocessor & microcontrollers (common to eee, ece & ecm)A10 a11-microprocessor & microcontrollers (common to eee, ece & ecm)
A10 a11-microprocessor & microcontrollers (common to eee, ece & ecm)Abhinay Potlabathini
 
Op amps-and-linear-integrated-circuits-pdf
Op amps-and-linear-integrated-circuits-pdfOp amps-and-linear-integrated-circuits-pdf
Op amps-and-linear-integrated-circuits-pdfAbhinay Potlabathini
 

More from Abhinay Potlabathini (20)

A11 microprocessors & microcontrollers (common to eee, ece and ecm)
A11 microprocessors & microcontrollers (common to eee, ece and ecm)A11 microprocessors & microcontrollers (common to eee, ece and ecm)
A11 microprocessors & microcontrollers (common to eee, ece and ecm)
 
A10 microprocessor & microcontrollers ( eee, ece & ecm )
A10 microprocessor & microcontrollers ( eee, ece & ecm )A10 microprocessor & microcontrollers ( eee, ece & ecm )
A10 microprocessor & microcontrollers ( eee, ece & ecm )
 
A12 microprocessors & microcontrollers (common to eee & ecm)
A12 microprocessors & microcontrollers (common to eee & ecm)A12 microprocessors & microcontrollers (common to eee & ecm)
A12 microprocessors & microcontrollers (common to eee & ecm)
 
A10 a11-microprocessor & microcontrollers (common to eee, ece & ecm)
A10 a11-microprocessor & microcontrollers (common to eee, ece & ecm)A10 a11-microprocessor & microcontrollers (common to eee, ece & ecm)
A10 a11-microprocessor & microcontrollers (common to eee, ece & ecm)
 
GME - Unit 1
GME - Unit 1GME - Unit 1
GME - Unit 1
 
Op amps-and-linear-integrated-circuits-pdf
Op amps-and-linear-integrated-circuits-pdfOp amps-and-linear-integrated-circuits-pdf
Op amps-and-linear-integrated-circuits-pdf
 
Op-amp & its characteristics
Op-amp  & its characteristics Op-amp  & its characteristics
Op-amp & its characteristics
 
Underground cables
Underground cablesUnderground cables
Underground cables
 
Underground cables (1)
Underground cables  (1)Underground cables  (1)
Underground cables (1)
 
Proximity effect
Proximity effectProximity effect
Proximity effect
 
Insulators
Insulators Insulators
Insulators
 
Corona1
Corona1Corona1
Corona1
 
Capacitance
CapacitanceCapacitance
Capacitance
 
Coulombs law
Coulombs law Coulombs law
Coulombs law
 
Gauss law 1
Gauss law 1Gauss law 1
Gauss law 1
 
maxwells equation
 maxwells equation maxwells equation
maxwells equation
 
Emf applications
Emf applicationsEmf applications
Emf applications
 
Magnetic circuits (EMF)
Magnetic circuits (EMF)Magnetic circuits (EMF)
Magnetic circuits (EMF)
 
Poynting vector
Poynting vectorPoynting vector
Poynting vector
 
electric field, (dipoles)
  electric field, (dipoles)  electric field, (dipoles)
electric field, (dipoles)
 

Unit 1(stld)

  • 2. Topics: 1. Karnaugh Map Method 2. Prime Implicants 3. Don’t Care Combinations 4. Minimal SOP and POS forms 5. Quine Mc Cluskey Tabular Method 6. Prime Implicant Chart 7. Simplification Rules
  • 3. Simplifying Switching Functions  SOP and POS expressions ==> 2-level circuits Minimum SOP/POS expression:  Minimize the number of literals  Minimum number of terms How?  Algebraically: I.e. using the axioms and theorems of Boolean algebra.  Karnaugh Map  McCluskey Method
  • 4. Simplifying Switching Functions: K-Map Simplifying Theorem: XY + X’Y = Y Definition: Logical Adjacency Two terms are logically adjacent if they differ in only one literal: the literal is complemented in one term and non-complemented in the other. Two Logically adjacent terms can be combined into one term consisting of only the common literals
  • 5. 1. Karnaugh-Map (K-Map) 2-dimensional representation of a truth table. Logically adjacent terms are physically adjacent in the map. 2-Variable Functions: F(X,Y) = XY + X’Y X Y 0 0 0 1 1 0 1 1 F(X,Y) m0 m1 m2 m3
  • 6. 2-Variable K-Map X Y 0 1 0 1 X Y 0 1 0 1 00 01 10 11 X’Y’ X’Y XY’ XY Note:Note: • Logically adjacent cells are physically adjacent in the k-map • Each cells has two adjacent cells X Y 0 1 0 1 m0 m2 m1 m3
  • 7. Function Minimization Using K-Maps 1. Each square (minterm) in a k-map of 2 variables has 2 logically adjacent squares, each square in a 3-variable k-map has 3 adjacent squares, etc. 2. Combine only the minterms for which the function is 1. 3. When combining terms on a k-map, group adjacent squares in groups of powers of 2 (I.e. 2, 4, 8, etc.). Grouping two squares eliminates one variables, grouping 4 squares eliminates 2 variables, etc.  Can't combine a group of 3 minterms
  • 8. Function Minimization Using K-Maps 4. Group as many squares together as possible; the larger the group is the fewer the number of literals in the resulting product term 5. Select as few groups as possible to cover all the minterms of the functions. A minterm is covered if it is included in at least one group. Each minterm may be covered as many times as it is needed; however, it must be covered at least once. 6. In combining squares on the map, always begin with those squares for which there are the fewest number of adjacent squares (the “loneliest" squares on the map).
  • 9. 2. Prime Implicants Definitions:  Implicant: a product term that could be used to cover one or more minterms  Prime Implicant: A product term obtained by combining the maximum number of adjacent squares in the map.  Essential Prime Implicant: A prime implicant that covers at least one minterm that is not covered by any other prime implicant.  All essential prime implicants must be included in the final minimal expression.
  • 10. Definitions (Cont.)  Cover of function: is a set of prime implicants for which each minterm of the function is covered by at least one prime implicant.  All essential prime implicants must be included in the cover of a function.
  • 11. 3. Don’t care conditions  In practice there are some applications where the function is not specified for certain combinations of the variables.  In most applications we simply don’t care what value is assumed by the function for the unspecified min terms.  It is customary to call the unspecified min terms of a function don’t- care conditions.  These don’t-care conditions can be used on a map to provide further simplification of the Boolean Expression.
  • 12. 4. Algorithm for Deriving the Minimal SOP 1. Circle all prime implicants on the k-map. 2. 2. Identify and select all essential prime implicants. 3. Select a minimum subset of the remaining prime implicants to cover those minterms not covered by the essential prime implicants.
  • 14. ABC DE 000 001 00 01 11 10 011 010 100 101 111 110 m16 m17 m19 m18 m20 m21 m23 m22 m28 m29 m31 m30 m24 m25 m27 m26 ABC DE 00 01 11 10 m0 m1 m3 m2 m4 m5 m7 m6 m12 m13 m15 m14 m8 m9 m11 m10 Five Variable K-map
  • 15. More Examples Find min. SOP and POS expression for each of the following functions 1. F(A,B,C,D) = Σ m(2,3,5,7,10,11,13,14,15) 2. G(W,X,Y,Z)= Π M(1,3,4,5,7) 3. H(A,B,C,D) = Σm(1,3,4,7,11)+d(5,12,13,14,15) 4. F2(A,B,C,D)= Σ m(1,2,7,12,15)+d(5,9,10,11,13) 5. F3(A,B,C,D,E) = Σ m(0,1,2,4,5,6,13,15,16,18,22,24,26,29)
  • 17. 5. Tabulation Method  Map method is a trial-and-error procedure  Tabulation method performs thorough search  It starts with SOM and consists of 2 steps:  PIs generation  group minterms by number of 1s  compare minterms & find pairs that differ in 1 variable  generate subcubes  repeat the above 3 steps to generate subcubes until no more subcubes can be generated  Minimal cover generation  find EPIs through a selection table  find minimal cover through the POS of PIs
  • 18.  K-map representation:  PIs generation:  0-subcubes Example: simplify w’y’z’ + wz + xyz + w’y 00 01 11 10 00 1 0 1 1 01 1 0 1 1 11 0 1 1 0 10 0 1 1 0 yz wx
  • 19.  1-subcubes  2-subcubes Example: simplify w’y’z’ + wz + xyz + w’y (cont.)
  • 20.  Minimal cover generation:  EPIs selection  PI list: w’z’, w’y, yz, wz  EPI list: w’z’, wz  POS: (P2 + P3)(P2 + P3) = P2 + P3  Minimal cover expressions:  F1 = w’z’ + wz + w’y  F2 = w’z’ + wz + yz Example: simplify w’y’z’ + wz + xyz + w’y (cont.)
  • 21.  K-map representation:  PIs generation:  0-subcubes, 1-subcubes Another example 00 01 11 10 00 0 0 0 1 01 0 0 1 1 11 0 1 1 0 10 1 1 0 0 yz wx
  • 22.  Minimal cover generation:  EPIs selection  PI list: w’yz’, x’y’z, w’xy, wx’z, xyz, wyz  EPI list: w’yz’, x’y’z  POS: (P3 + P5)(P4 + P6)(P5 + P6) = (P3 + P5)(P4P5 + P5P6 + P4P6 + P6) = P3P4P5 + P4P5 + P3P6 + P5P6  Minimal cover expressions:  F1 = w’yz’ + x’y’z + wx’z + xyz  F2 = w’yz’ + x’y’z + w’xy + wyz  F3 = w’yz’ + x’y’z + xyz + wyz Another example (cont.)
  • 23. EXAMPLE f on = {m0, m1, m2, m3, m5, m8, m10, m11, m13, m15} = ∑ (0, 1, 2, 3, 5, 8, 10, 11, 13, 15) Minterm Cube 0 0 0 0 0  1 0 0 0 1  2 0 0 1 0  8 1 0 0 0  3 0 0 1 1  5 0 1 0 1  10 1 0 1 0  11 1 0 1 1  13 1 1 0 1  15 1 1 1 1  Minterm Cube 0,1 0 0 0 -  0,2 0 0 - 0  0,8 - 0 0 0  1,3 0 0 - 1  1,5 0 - 0 1 PI=D 2,3 0 0 1 -  2,10 - 0 1 0  8,10 1 0 - 0  3,11 - 0 1 1  5,13 - 1 0 1 PI=E 10,11 1 0 1 -  11,15 1 - 1 1 PI=F 13,15 1 1 - 1 PI=G Minterm Cube 0,1,2,3 0 0 - - PI=A 0,8,2,10 - 0 - 0 PI=C 2,3,10,11 - 0 1 - PI=B f on = {A,B,C,D,E,F,G} = {00--, -01-, -0-0, 0-01, -101, 1-11, 11-1}
  • 24. 6. Construct Cover Table  PIs Along Vertical Axis (in order of # of literals)  Minterms Along Horizontal Axis 0 1 2 3 5 8 10 11 13 15 A x x x x B x x x x C x x x x D x x E x x F x x G x x
  • 25. Finding the Minimum Cover  Extract All Essential Prime Implicants, EPI  EPIs are the PI for which a Single x Appears in a Column 0 1 2 3 5 8 10 11 13 15 A x x x x B x x x x C x x x x D x x E x x F x x G x x • C is an EPI . • Row C and Columns 0, 2, 8, and 10 can be Eliminated Giving Reduced Cover Table • Examine Reduced Table for New EPIs
  • 26. Reduced Table 0 1 2 3 5 8 10 11 13 15 A x x x x B x x x x C x x x x D x x E x x F x x G x x 1 3 5 11 13 15 A x x B x x D x x E x x F x x G x x Essential row Distinguished Column •The Row of an EPI is an Essential row •The Column of the Single x in the Essential Row is a Distinguished Column
  • 27. The Reduced Cover Table  Initially, Columns 0, 2, 8 and 10 Removed 1 3 5 11 13 15 A x x B x x D x x E x x F x x G x x • No EPIs are Present • No Row Dominance Exists • No Column Dominance Exists • This is Cyclic Cover Table • Must Solve Exactly OR Use a Heuristic