SlideShare a Scribd company logo
SHIFT REGISTERS
1
Dr. Amol D. Rahulkar
Aswini Samantaray
Dept. of EEE
NIT Goa
FPGA Lab
DEFINITION
2
• A register is a digital circuit with two basic functions:
Data Storage and Data Movement.
– A shift register provides the data movement
function
– A shift register “shifts” its output once every clock
cycle
• A shift register is a group of flip-flops set up in a linear
fashion with their inputs and outputs connected
together in such a way that the data is shifted from
one device to another when the circuit is active.
SHIFT REGISTER APPLICATIONS
3
• Converting between serial data and parallel
data
• Temporary storage in a processor
– scratch-pad memories
• Some arithmetic operations
– multiply, divide
• Communications
• Time delay devices
• more …
SHIFT REGISTER CHARACTERISTICS
4
• Types
– Serial-in, Serial-out
– Serial-in, Parallel-out
– Parallel-in, Serial-out
– Parallel-in, Parallel-out
– Universal
• Direction
– Left shift
– Right shift
– Rotate (right or left)
– Bidirectional
n-bit shift
register
DATA MOVEMENT
5
• The bits in a shift register can move in any of the
following manners
n-bit shift
register
n-bit shift
register
DATA MOVEMENT
6
• Block diagrams for shift registers with various
input/output options:
n-bit shift
register
n-bit shift
register
n-bit shift
register
SERIAL-IN SERIAL-OUT
7
• Data bits come in one at a
time and leave one at a time
• One Flip-Flop for each bit to
be handled
• Movement can be left or
right, but is usually only in a
single direction in a given
register
• Asynchronous preset and
clear inputs are used to set
initial values
SERIAL-IN SERIAL-OUT
8
• The logic circuit diagram below shows a
generalized serial-in serial-out shift register
– SR Flip-Flops are shown
– Connected to behave as D Flip-Flops
– Input values moved to outputs of each Flip-Flop
with the clock (shift) pulse
N-Bit Shift Register
0
N 1
SHIFT REGISTERS
9
• The simplest shift register is one that uses only Flip-Flops
• The output of a given Flip-Flop is connected to the D input of the
Flip-Flop at its right.
• Each clock pulse shifts the contents of the register one bit
position to the right.
• The Serial input (SI) determines what goes into the leftmost Flip-
Flop during the shift. The Serial output (SO) is taken from the
output of the rightmost Flip-Flop.
Q Q Q
Q
SERIAL-IN SERIAL-OUT
10
• A simple way of looking
at the serial shifting
operation, with a focus on
the data bits, is illustrated
at right
• The 4-bit data word
“1011” is to be shifted into
a 4-bit shift register
• One shift per clock pulse
• Data is shown entering at
left and shifting right
1
2
3
4
5
SERIAL-IN SERIAL-OUT
11
• The diagram at right
shows the 4-bit
sequence “1010”
being loaded into the
4-bit serial-in serial-
out shift register
• Each bit moves one
position to the right
each time the clock’s
leading edge occurs
• Four clock pulses
loads the register
SERIAL-IN SERIAL-OUT
12
• This diagram shows
the 4-bit sequence
“1010” as it is
unloaded from the 4-
bit serial-in serial-out
shift register
• Each bit moves one
position to the right
each time the clock’s
leading edge occurs
• Four clock pulses
unloads the register
n-bit shift
register
UNIVERSAL SHIFT REGISTER
 parallel and serial input/output operations
 Requires additional inputs to specify desired function
 Uses a Mux-like input gating
13
• Universal shift register
• Can do any combination of
L/S
L/S
B
A
B
F
0
1 1
A 0
Thank you

More Related Content

Similar to shift_register.pptx

Digital Electronics Unit_4_new.pptx
Digital Electronics Unit_4_new.pptxDigital Electronics Unit_4_new.pptx
Digital Electronics Unit_4_new.pptx
Thapar Institute
 
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterFYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
Arti Parab Academics
 
Register in Digital Logic
Register in Digital LogicRegister in Digital Logic
Register in Digital Logic
ISMT College
 
CSL 202, Shift Registers using Flipflops
CSL 202, Shift Registers using FlipflopsCSL 202, Shift Registers using Flipflops
CSL 202, Shift Registers using Flipflops
CKSunith1
 
Chapter 8_Shift Registers (EEEg4302)1.pdf
Chapter 8_Shift Registers (EEEg4302)1.pdfChapter 8_Shift Registers (EEEg4302)1.pdf
Chapter 8_Shift Registers (EEEg4302)1.pdf
TamiratDejene1
 
Computer register
Computer registerComputer register
Computer register
Taiyaba Hossain
 
Dns module3 p3
Dns module3 p3Dns module3 p3
Dns module3 p3_shift registers
Dns module3 p3_shift registersDns module3 p3_shift registers
Module 4 registers and counters
Module 4 registers and counters Module 4 registers and counters
Module 4 registers and counters
Deepak John
 
Registers and counters
Registers and counters Registers and counters
Registers and counters
Deepak John
 
Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4
Asif Iqbal
 
Digital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdfDigital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdf
Kannan Kanagaraj
 
Ch2
Ch2Ch2
Registers
RegistersRegisters
Registers
Sanjeev Patel
 
Registers and counters
Registers and countersRegisters and counters
Registers and counters
Heman Pathak
 
IS 151 Lecture 3
IS 151 Lecture 3IS 151 Lecture 3
IS 151 Lecture 3
wajanga
 
Registers
RegistersRegisters
Registers
Shashi Lata
 
Chapter7
Chapter7Chapter7
tCh09.ppt
tCh09.ppttCh09.ppt
tCh09.ppt
WasimAslam12
 
Shift register
Shift registerShift register
Shift register
Ashwini Yadav
 

Similar to shift_register.pptx (20)

Digital Electronics Unit_4_new.pptx
Digital Electronics Unit_4_new.pptxDigital Electronics Unit_4_new.pptx
Digital Electronics Unit_4_new.pptx
 
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterFYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
 
Register in Digital Logic
Register in Digital LogicRegister in Digital Logic
Register in Digital Logic
 
CSL 202, Shift Registers using Flipflops
CSL 202, Shift Registers using FlipflopsCSL 202, Shift Registers using Flipflops
CSL 202, Shift Registers using Flipflops
 
Chapter 8_Shift Registers (EEEg4302)1.pdf
Chapter 8_Shift Registers (EEEg4302)1.pdfChapter 8_Shift Registers (EEEg4302)1.pdf
Chapter 8_Shift Registers (EEEg4302)1.pdf
 
Computer register
Computer registerComputer register
Computer register
 
Dns module3 p3
Dns module3 p3Dns module3 p3
Dns module3 p3
 
Dns module3 p3_shift registers
Dns module3 p3_shift registersDns module3 p3_shift registers
Dns module3 p3_shift registers
 
Module 4 registers and counters
Module 4 registers and counters Module 4 registers and counters
Module 4 registers and counters
 
Registers and counters
Registers and counters Registers and counters
Registers and counters
 
Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4
 
Digital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdfDigital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdf
 
Ch2
Ch2Ch2
Ch2
 
Registers
RegistersRegisters
Registers
 
Registers and counters
Registers and countersRegisters and counters
Registers and counters
 
IS 151 Lecture 3
IS 151 Lecture 3IS 151 Lecture 3
IS 151 Lecture 3
 
Registers
RegistersRegisters
Registers
 
Chapter7
Chapter7Chapter7
Chapter7
 
tCh09.ppt
tCh09.ppttCh09.ppt
tCh09.ppt
 
Shift register
Shift registerShift register
Shift register
 

Recently uploaded

一比一原版(uoft毕业证书)加拿大多伦多大学毕业证如何办理
一比一原版(uoft毕业证书)加拿大多伦多大学毕业证如何办理一比一原版(uoft毕业证书)加拿大多伦多大学毕业证如何办理
一比一原版(uoft毕业证书)加拿大多伦多大学毕业证如何办理
sydezfe
 
Introduction to Computer Networks & OSI MODEL.ppt
Introduction to Computer Networks & OSI MODEL.pptIntroduction to Computer Networks & OSI MODEL.ppt
Introduction to Computer Networks & OSI MODEL.ppt
Dwarkadas J Sanghvi College of Engineering
 
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
MadhavJungKarki
 
openshift technical overview - Flow of openshift containerisatoin
openshift technical overview - Flow of openshift containerisatoinopenshift technical overview - Flow of openshift containerisatoin
openshift technical overview - Flow of openshift containerisatoin
snaprevwdev
 
Assistant Engineer (Chemical) Interview Questions.pdf
Assistant Engineer (Chemical) Interview Questions.pdfAssistant Engineer (Chemical) Interview Questions.pdf
Assistant Engineer (Chemical) Interview Questions.pdf
Seetal Daas
 
Zener Diode and its V-I Characteristics and Applications
Zener Diode and its V-I Characteristics and ApplicationsZener Diode and its V-I Characteristics and Applications
Zener Diode and its V-I Characteristics and Applications
Shiny Christobel
 
一比一原版(USF毕业证)旧金山大学毕业证如何办理
一比一原版(USF毕业证)旧金山大学毕业证如何办理一比一原版(USF毕业证)旧金山大学毕业证如何办理
一比一原版(USF毕业证)旧金山大学毕业证如何办理
uqyfuc
 
OOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming languageOOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming language
PreethaV16
 
Power Electronics- AC -AC Converters.pptx
Power Electronics- AC -AC Converters.pptxPower Electronics- AC -AC Converters.pptx
Power Electronics- AC -AC Converters.pptx
Poornima D
 
5G Radio Network Througput Problem Analysis HCIA.pdf
5G Radio Network Througput Problem Analysis HCIA.pdf5G Radio Network Througput Problem Analysis HCIA.pdf
5G Radio Network Througput Problem Analysis HCIA.pdf
AlvianRamadhani5
 
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
nedcocy
 
Bituminous road construction project based learning report
Bituminous road construction project based learning reportBituminous road construction project based learning report
Bituminous road construction project based learning report
CE19KaushlendraKumar
 
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
upoux
 
Digital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptxDigital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptx
aryanpankaj78
 
UNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICS
UNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICSUNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICS
UNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICS
vmspraneeth
 
Open Channel Flow: fluid flow with a free surface
Open Channel Flow: fluid flow with a free surfaceOpen Channel Flow: fluid flow with a free surface
Open Channel Flow: fluid flow with a free surface
Indrajeet sahu
 
DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...
DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...
DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...
OKORIE1
 
Transformers design and coooling methods
Transformers design and coooling methodsTransformers design and coooling methods
Transformers design and coooling methods
Roger Rozario
 
Tools & Techniques for Commissioning and Maintaining PV Systems W-Animations ...
Tools & Techniques for Commissioning and Maintaining PV Systems W-Animations ...Tools & Techniques for Commissioning and Maintaining PV Systems W-Animations ...
Tools & Techniques for Commissioning and Maintaining PV Systems W-Animations ...
Transcat
 
Impartiality as per ISO /IEC 17025:2017 Standard
Impartiality as per ISO /IEC 17025:2017 StandardImpartiality as per ISO /IEC 17025:2017 Standard
Impartiality as per ISO /IEC 17025:2017 Standard
MuhammadJazib15
 

Recently uploaded (20)

一比一原版(uoft毕业证书)加拿大多伦多大学毕业证如何办理
一比一原版(uoft毕业证书)加拿大多伦多大学毕业证如何办理一比一原版(uoft毕业证书)加拿大多伦多大学毕业证如何办理
一比一原版(uoft毕业证书)加拿大多伦多大学毕业证如何办理
 
Introduction to Computer Networks & OSI MODEL.ppt
Introduction to Computer Networks & OSI MODEL.pptIntroduction to Computer Networks & OSI MODEL.ppt
Introduction to Computer Networks & OSI MODEL.ppt
 
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
 
openshift technical overview - Flow of openshift containerisatoin
openshift technical overview - Flow of openshift containerisatoinopenshift technical overview - Flow of openshift containerisatoin
openshift technical overview - Flow of openshift containerisatoin
 
Assistant Engineer (Chemical) Interview Questions.pdf
Assistant Engineer (Chemical) Interview Questions.pdfAssistant Engineer (Chemical) Interview Questions.pdf
Assistant Engineer (Chemical) Interview Questions.pdf
 
Zener Diode and its V-I Characteristics and Applications
Zener Diode and its V-I Characteristics and ApplicationsZener Diode and its V-I Characteristics and Applications
Zener Diode and its V-I Characteristics and Applications
 
一比一原版(USF毕业证)旧金山大学毕业证如何办理
一比一原版(USF毕业证)旧金山大学毕业证如何办理一比一原版(USF毕业证)旧金山大学毕业证如何办理
一比一原版(USF毕业证)旧金山大学毕业证如何办理
 
OOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming languageOOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming language
 
Power Electronics- AC -AC Converters.pptx
Power Electronics- AC -AC Converters.pptxPower Electronics- AC -AC Converters.pptx
Power Electronics- AC -AC Converters.pptx
 
5G Radio Network Througput Problem Analysis HCIA.pdf
5G Radio Network Througput Problem Analysis HCIA.pdf5G Radio Network Througput Problem Analysis HCIA.pdf
5G Radio Network Througput Problem Analysis HCIA.pdf
 
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
 
Bituminous road construction project based learning report
Bituminous road construction project based learning reportBituminous road construction project based learning report
Bituminous road construction project based learning report
 
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
 
Digital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptxDigital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptx
 
UNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICS
UNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICSUNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICS
UNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICS
 
Open Channel Flow: fluid flow with a free surface
Open Channel Flow: fluid flow with a free surfaceOpen Channel Flow: fluid flow with a free surface
Open Channel Flow: fluid flow with a free surface
 
DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...
DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...
DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...
 
Transformers design and coooling methods
Transformers design and coooling methodsTransformers design and coooling methods
Transformers design and coooling methods
 
Tools & Techniques for Commissioning and Maintaining PV Systems W-Animations ...
Tools & Techniques for Commissioning and Maintaining PV Systems W-Animations ...Tools & Techniques for Commissioning and Maintaining PV Systems W-Animations ...
Tools & Techniques for Commissioning and Maintaining PV Systems W-Animations ...
 
Impartiality as per ISO /IEC 17025:2017 Standard
Impartiality as per ISO /IEC 17025:2017 StandardImpartiality as per ISO /IEC 17025:2017 Standard
Impartiality as per ISO /IEC 17025:2017 Standard
 

shift_register.pptx

  • 1. SHIFT REGISTERS 1 Dr. Amol D. Rahulkar Aswini Samantaray Dept. of EEE NIT Goa FPGA Lab
  • 2. DEFINITION 2 • A register is a digital circuit with two basic functions: Data Storage and Data Movement. – A shift register provides the data movement function – A shift register “shifts” its output once every clock cycle • A shift register is a group of flip-flops set up in a linear fashion with their inputs and outputs connected together in such a way that the data is shifted from one device to another when the circuit is active.
  • 3. SHIFT REGISTER APPLICATIONS 3 • Converting between serial data and parallel data • Temporary storage in a processor – scratch-pad memories • Some arithmetic operations – multiply, divide • Communications • Time delay devices • more …
  • 4. SHIFT REGISTER CHARACTERISTICS 4 • Types – Serial-in, Serial-out – Serial-in, Parallel-out – Parallel-in, Serial-out – Parallel-in, Parallel-out – Universal • Direction – Left shift – Right shift – Rotate (right or left) – Bidirectional n-bit shift register
  • 5. DATA MOVEMENT 5 • The bits in a shift register can move in any of the following manners
  • 6. n-bit shift register n-bit shift register DATA MOVEMENT 6 • Block diagrams for shift registers with various input/output options: n-bit shift register n-bit shift register
  • 7. n-bit shift register SERIAL-IN SERIAL-OUT 7 • Data bits come in one at a time and leave one at a time • One Flip-Flop for each bit to be handled • Movement can be left or right, but is usually only in a single direction in a given register • Asynchronous preset and clear inputs are used to set initial values
  • 8. SERIAL-IN SERIAL-OUT 8 • The logic circuit diagram below shows a generalized serial-in serial-out shift register – SR Flip-Flops are shown – Connected to behave as D Flip-Flops – Input values moved to outputs of each Flip-Flop with the clock (shift) pulse N-Bit Shift Register 0 N 1
  • 9. SHIFT REGISTERS 9 • The simplest shift register is one that uses only Flip-Flops • The output of a given Flip-Flop is connected to the D input of the Flip-Flop at its right. • Each clock pulse shifts the contents of the register one bit position to the right. • The Serial input (SI) determines what goes into the leftmost Flip- Flop during the shift. The Serial output (SO) is taken from the output of the rightmost Flip-Flop. Q Q Q Q
  • 10. SERIAL-IN SERIAL-OUT 10 • A simple way of looking at the serial shifting operation, with a focus on the data bits, is illustrated at right • The 4-bit data word “1011” is to be shifted into a 4-bit shift register • One shift per clock pulse • Data is shown entering at left and shifting right 1 2 3 4 5
  • 11. SERIAL-IN SERIAL-OUT 11 • The diagram at right shows the 4-bit sequence “1010” being loaded into the 4-bit serial-in serial- out shift register • Each bit moves one position to the right each time the clock’s leading edge occurs • Four clock pulses loads the register
  • 12. SERIAL-IN SERIAL-OUT 12 • This diagram shows the 4-bit sequence “1010” as it is unloaded from the 4- bit serial-in serial-out shift register • Each bit moves one position to the right each time the clock’s leading edge occurs • Four clock pulses unloads the register
  • 13. n-bit shift register UNIVERSAL SHIFT REGISTER  parallel and serial input/output operations  Requires additional inputs to specify desired function  Uses a Mux-like input gating 13 • Universal shift register • Can do any combination of L/S L/S B A B F 0 1 1 A 0