Sagheer_Kashif_Resume
•
1 like•206 views
This document provides a summary of Kashif Sagheer's qualifications and work experience. It includes his personal details, education history with an MSc in Infotech from University of Stuttgart and BSc in Electronics from Mehran University of Engineering & Technology. His work experience includes positions at Frauhofer IBP, Advantest Europe, Institut für Machinenelmente, and Institut für Techniche Informatic where he worked on various embedded system and FPGA projects. He is interested in areas like embedded systems, FPGA programming, and digital system design.
Report
Share
Report
Share
Download to read offline
Recommended
Sabareesh_Sridhar_resume
Resume of Sabareesh Sridhar
#vlsi #digital #hardware #computer #electrical #computer_engineering #engineering #electrical_engineering #FPGA #DSP #Signal Processing #Hardware Design #Verilog #SystemVerilog #Verification #RTL #Designer #Component #Reliability #Linux #C #C++ #Sabareesh #Sridhar
duoliu-resume-Oct7
This document is a resume for Duo Liu summarizing his education, skills, work experience, publications, and academic projects. Liu has a Master's degree in Computer Engineering from UMass Amherst and a Bachelor's degree from Jiangnan University in China. He has over 6 years of industry experience in logic verification at Intel and Synopsys. His research focused on formal verification of integer arithmetic circuits. He has published papers in top conferences and contributed to projects in regular expressions, circuit extraction, and BIST design.
resume_april_2016
This document contains the resume of Sravya Vanganur. She completed her M.Tech in VLSI from National Institute of Technology, Calicut, Kerala in 2016 with a CGPA of 7.67. She has work experience as an intern at Intel technologies Pvt. Ltd. since June 2016 where she is responsible for physical design, timing closure, and reliability analysis. Her technical skills include synthesis, placement and routing flows, timing analysis, and familiarity with CAD tools like Synopsys. She has completed projects in ASIC implementation from RTL to GDSII, magnitude comparators, and reversible data hiding techniques. Her strengths are listed as individual learning skills, strong analytical ability, and being optimistic in nature
Sagar_Patil_Resume
Sagar Patil is seeking a summer internship in physical layout design, RTL design, or logic verification to gain hands-on experience. He has a Master's degree in Electrical Engineering from UT Dallas and Bachelor's from Walchand College of Engineering in India. His skills and experience include programming languages like Verilog and VHDL, CAD tools, FPGA design, microprocessor design projects, and publications in areas like power theft detection and humanoid robotics.
Suraj R -resume
Suraj Ramaswamy is seeking a position in the semiconductor industry as an RTL Design/Verification engineer. He has a M.Tech in VLSI Design from Vellore Institute of Technology and has experience with projects involving Ethernet interface design and verification using UVM, ECG encoder design for healthcare applications, CRC generator/checker design and verification, reconfigurable LFSR design for BIST, and FPGA implementation of a basic processor and object tracking algorithm. His technical skills include Verilog, SystemVerilog, UVM, C, Java, MATLAB, and CAD tools from Cadence and Altera.
Resume
Sriram Madala is seeking an intellectually challenging and personally rewarding position where he can contribute his skills and build his career. He has a Master of Technology in VLSI Design from VIT University with a 6.3 CGPA and a Bachelor of Technology in Electronics and Communication Engineering from Prakasam Engineering College with 69.2%. His strengths include skills with EDA tools like Altera Quartus, Cadence, and hardware description languages like Verilog. He has experience with projects in traffic signal control, Viterbi decoding, thermal effects reduction in 3D ICs, and sine/cosine generation using CORDIC. His master's thesis involved edge detection using Sobel filters in MATLAB and FPGA implementation.
Resume pd (3)
Prince Kumar is an ASIC/PD engineer with over 1 year of experience in physical design. He has skills in floorplanning, placement, routing, timing closure, and power optimization. His experience includes a project at RV VLSI Design Center working on a 40nm design with 34 macros, 40K standard cells, area of 4.2mm2, power budget of 600mW, and IR drop below 55mV. He is interested in digital design, physical design, STA, Verilog, and physical verification. Prince Kumar holds an Advanced Diploma in ASIC Design and a B.Tech in ECE.
Resume - Ramsundar K G
Ramsundar Kalpagam Ganesan is a graduate student in computer engineering with experience developing automotive embedded software and implementing computer vision and image processing applications using tools like OpenCV and MATLAB. He has worked on projects involving object tracking, augmented reality, and developing an embedded software for an electronic control unit at The MathWorks and Robert Bosch Engineering. Ramsundar is currently working on his thesis involving vision-based object tracking and augmented reality projections for human-robot interaction.
Recommended
Sabareesh_Sridhar_resume
Resume of Sabareesh Sridhar
#vlsi #digital #hardware #computer #electrical #computer_engineering #engineering #electrical_engineering #FPGA #DSP #Signal Processing #Hardware Design #Verilog #SystemVerilog #Verification #RTL #Designer #Component #Reliability #Linux #C #C++ #Sabareesh #Sridhar
duoliu-resume-Oct7
This document is a resume for Duo Liu summarizing his education, skills, work experience, publications, and academic projects. Liu has a Master's degree in Computer Engineering from UMass Amherst and a Bachelor's degree from Jiangnan University in China. He has over 6 years of industry experience in logic verification at Intel and Synopsys. His research focused on formal verification of integer arithmetic circuits. He has published papers in top conferences and contributed to projects in regular expressions, circuit extraction, and BIST design.
resume_april_2016
This document contains the resume of Sravya Vanganur. She completed her M.Tech in VLSI from National Institute of Technology, Calicut, Kerala in 2016 with a CGPA of 7.67. She has work experience as an intern at Intel technologies Pvt. Ltd. since June 2016 where she is responsible for physical design, timing closure, and reliability analysis. Her technical skills include synthesis, placement and routing flows, timing analysis, and familiarity with CAD tools like Synopsys. She has completed projects in ASIC implementation from RTL to GDSII, magnitude comparators, and reversible data hiding techniques. Her strengths are listed as individual learning skills, strong analytical ability, and being optimistic in nature
Sagar_Patil_Resume
Sagar Patil is seeking a summer internship in physical layout design, RTL design, or logic verification to gain hands-on experience. He has a Master's degree in Electrical Engineering from UT Dallas and Bachelor's from Walchand College of Engineering in India. His skills and experience include programming languages like Verilog and VHDL, CAD tools, FPGA design, microprocessor design projects, and publications in areas like power theft detection and humanoid robotics.
Suraj R -resume
Suraj Ramaswamy is seeking a position in the semiconductor industry as an RTL Design/Verification engineer. He has a M.Tech in VLSI Design from Vellore Institute of Technology and has experience with projects involving Ethernet interface design and verification using UVM, ECG encoder design for healthcare applications, CRC generator/checker design and verification, reconfigurable LFSR design for BIST, and FPGA implementation of a basic processor and object tracking algorithm. His technical skills include Verilog, SystemVerilog, UVM, C, Java, MATLAB, and CAD tools from Cadence and Altera.
Resume
Sriram Madala is seeking an intellectually challenging and personally rewarding position where he can contribute his skills and build his career. He has a Master of Technology in VLSI Design from VIT University with a 6.3 CGPA and a Bachelor of Technology in Electronics and Communication Engineering from Prakasam Engineering College with 69.2%. His strengths include skills with EDA tools like Altera Quartus, Cadence, and hardware description languages like Verilog. He has experience with projects in traffic signal control, Viterbi decoding, thermal effects reduction in 3D ICs, and sine/cosine generation using CORDIC. His master's thesis involved edge detection using Sobel filters in MATLAB and FPGA implementation.
Resume pd (3)
Prince Kumar is an ASIC/PD engineer with over 1 year of experience in physical design. He has skills in floorplanning, placement, routing, timing closure, and power optimization. His experience includes a project at RV VLSI Design Center working on a 40nm design with 34 macros, 40K standard cells, area of 4.2mm2, power budget of 600mW, and IR drop below 55mV. He is interested in digital design, physical design, STA, Verilog, and physical verification. Prince Kumar holds an Advanced Diploma in ASIC Design and a B.Tech in ECE.
Resume - Ramsundar K G
Ramsundar Kalpagam Ganesan is a graduate student in computer engineering with experience developing automotive embedded software and implementing computer vision and image processing applications using tools like OpenCV and MATLAB. He has worked on projects involving object tracking, augmented reality, and developing an embedded software for an electronic control unit at The MathWorks and Robert Bosch Engineering. Ramsundar is currently working on his thesis involving vision-based object tracking and augmented reality projections for human-robot interaction.
Ajay - Firmware Resume FT
Ajay Gunashekar is seeking a full-time position in embedded/firmware engineering. He has a Master's degree in Electrical and Electronics Engineering from UT Arlington and is experienced in C, C++, embedded systems, Linux, and robotics. His past internships include work at Cymer and Broadcom developing test scripts and debugging firmware.
PhilipSamDavisResume
Philip "Sam" Davis is pursuing a PhD in electrical engineering from New Mexico State University with a focus on signal processing, embedded programming, and machine learning. He has extensive academic and research experience in these areas, including coursework, research projects analyzing EEG signals to predict human perceptions, and internships. His skills include signal processing, machine learning, embedded systems, and software/hardware design. He is currently finishing his dissertation and has published several papers in the field.
Resume Ab
The document summarizes the applicant's work experience, research experience, projects, and education. For work experience, it highlights software engineering roles at Protein Metrics and an internship at NVIDIA developing deep learning solutions. For research, it describes medical imaging and deep learning work at Stanford and reinforcement learning research. It also lists relevant coursework and skills in areas like Python, C++, deep learning frameworks, computer vision, and NLP.
CV Aritra 08-2020
Aritra Sarkar is currently a PhD candidate at Delft University of Technology researching quantum-accelerated estimation of algorithmic information metrics with applications in genomics and AI. He received his MSc in computer engineering from Delft University, specializing in quantum computing architecture, and his BTech in avionics from Indian Institute of Space Science and Technology. His research interests include quantum algorithms, genomics, AI, and computer architecture.
Resume Abhishek Roushan
The document summarizes the educational and professional experience of Abhishek Roushan. It includes the following key points:
1) Abhishek is pursuing an MS in Electrical Engineering with a focus on Software and Hardware Systems at Stanford University, and received a B.E. in Electronics and Instrumentation from BITS Pilani, India.
2) His work experience includes medical imaging and deep learning research at the Gevaert Lab at Stanford, reinforcement learning research, and internships at NVIDIA and the Indian Institute of Science working on computer vision and deep learning projects.
3) His areas of interest and skills include Python, C/C++, deep learning frameworks like PyTorch and TensorFlow,
Resume
SriramMadala is seeking a position where he can contribute his skills and build a career that is intellectually challenging and personally rewarding. He has a Master of Technology in VLSI Design from VIT University with a CGPA of 6.88 and a Bachelor of Technology in ECE from Prakasam Engineering College with 69.2%. His strengths include skills with EDA tools like Altera Quartus, Cadence, and programming languages like Verilog, C, Perl and TCL. His projects include implementing a traffic signal controller using a PIC microcontroller and generating sine and cosine functions using a CORDIC algorithm.
Resume of Zhenyu Xu
Zhenyu Xu is seeking a job in ASIC/FPGA design or verification with over 3 years of experience in digital design research. He received an MS in Electrical and Computer Engineering from Stony Brook University with a 3.91 GPA and a BE in Integrated circuit design from Tianjin University. His skills include Verilog, SystemVerilog, C/C++, and EDA tools like Cadence and Xilinx. He has worked on projects involving FPGA optimization, hardware generation, processor design, test pattern generation, and more. He has published two papers on high-throughput AES implementation on FPGAs.
CV of Rahman
Fahad Rahman has a Master's degree in Communication Technology from University of Ulm and a Bachelor's degree in Electrical and Telecommunication Engineering from North South University. His master's thesis involved designing a 110GHz voltage controlled oscillator using SiGe BiCMOS technology. He has work experience in image processing and pattern recognition at Daimler AG and research experience in microelectronics and optoelectronics at University of Ulm. He has skills in programming, hardware development, measurement equipment, and spoken English.
Resume abhishek
The candidate has experience applying deep learning and computer vision techniques to medical imaging tasks such as segmentation and disease classification. They are currently developing multi-class models for neural images to enable early diagnosis of dementia and Alzheimer's. Additionally, the candidate has internship experience developing solutions to optimize GPU testing using neural networks in PyTorch. They have also worked on generative models, style transfer, autonomous driving control from images using CNN-LSTM models, and other projects applying machine learning and deep learning techniques.
VISHNU POREDDY Resume
Vishnu Vardhan Reddy Poreddy is a computer engineering graduate from North Carolina State University seeking a position in design automation. He has experience in IC design at LSI/Avago and worked on complex SoCs in 28nm technology involving floorplanning, placement, routing and timing analysis. During an internship at Intel, he developed automation scripts and made code changes to improve runtime efficiency. His academic projects include ASIC designs in Verilog for algorithms and NoC routers, C++ based cache and branch predictor simulators, and SystemVerilog verification of a microcontroller. He is proficient in Verilog, C/C++, Perl and EDA tools from Cadence, Altera and Xil
Anomaly Detection using Deep Auto-Encoders | Gianmario Spacagna
One of the determinants for a good anomaly detector is finding smart data representations that can easily evince deviations from the normal distribution. Traditional supervised approaches would require a strong assumption about what is normal and what not plus a non negligible effort in labeling the training dataset. Deep auto-encoders work very well in learning high-level abstractions and non-linear relationships of the data without requiring data labels. In this talk we will review a few popular techniques used in shallow machine learning and propose two semi-supervised approaches for novelty detection: one based on reconstruction error and another based on lower-dimensional feature compression.
Swetha Jayachandran resume
Swetha Jayachandran is seeking opportunities in VLSI back-end design or design automation with over 1.5 years of experience in ASIC design automation at Intel and Oracle. She has a Master's in Electrical Engineering from the University of Minnesota with a GPA of 3.62 and a Bachelor's in Electronics and Communication from PSG College of Technology in India with a GPA of 8.89. Her technical skills include Cadence, Synopsys, Verilog, and she has experience with synthesis, placement and routing, timing analysis, and circuit design projects involving cache controllers, adders, and ring oscillators.
Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGA
Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGAJAYAPRAKASH JPINFOTECH
The document proposes fault diagnosis schemes for variants of the Midori lightweight block cipher to improve security. Fault diagnosis schemes are proposed for the nonlinear S-box layer and round structures of 64-bit and 128-bit Midori. The schemes are implemented on an FPGA and fault injection simulations show they provide high error coverage. The proposed error detection architectures make Midori implementations more reliable while maintaining low area, power and latency.NISHANT_PATHAK_RESUME
Nishant Pathak is seeking a position in the semiconductor industry to develop skills in VLSI design and help lead organizational success. He has a year of experience in power and signal integrity design at STMicroelectronics. His projects there included estimating power loss and IR drop at different technology nodes, reducing design cycle time through power analysis, and verifying results with design tools. Nishant has strong skills in Verilog, C/C++, MATLAB, and EDA tools from Xilinx and Synopsys. He holds an M.Tech in VLSI Design and a B.Tech in ECE.
Mangesh_kothule_resume
Mangesh Kothule has experience in machine learning, image processing, and recommender systems. He currently works as an Associate Data Scientist at CredR where he has implemented OCR, image segmentation, and recommendation systems. Previously he completed a master's thesis on deep learning for image super-resolution and denoising, and worked as a Student Assistant researching video compression algorithms. He is looking for a full-time role as an engineer or scientist.
Ankita_Harmalkar_resume_electrical_fulltime1
The document is a resume for Ankita Harmalkar who is pursuing an MS in Electrical Engineering with a focus on analog and mixed signal design. She has internship experience in pre-silicon IP validation and testing at Intel. Her skills include analog and digital circuit design, simulation, and scripting languages like C, C++, Python.
JeremyBerkeResume
Jeremy Krisel Berke is a recent graduate from RIT with degrees in electrical engineering, philosophy, and a minor in astronomy. He has work experience as an intern at Sierra Nevada Corporation where he conducted analysis of electromagnetic interference on the Dream Chaser spacecraft. Berke now works as an EMR specialist at Berke Eye Care where he enters patient data, performs OCT scans of retinas, and photographs fundus. He is skilled in various engineering software and hardware and has completed projects in areas such as active laser stabilization, mechatronics, optics, computer architecture, and circuits.
Abdelrahman_Elskhawy
Abdelrahman Abdallah Abdelfatah Elskhawy is seeking a challenging opportunity in digital design and embedded systems. He has a BSc in electronics and communication from Cairo University, graduating with very good grades. His graduation project involved designing a 64-bit floating point adder/subtractor using Verilog. He has experience as an embedded systems developer and has skills in Verilog, VHDL, C programming, and CAD tools like Cadence and Quartus. In his free time he enjoys martial arts, chess, and reading.
satish real
Sambangi Satishkumar is pursuing an M.Tech in VLSI from Vellore Institute of Technology with a CGPA of 8.67. He has a B.Tech in ECE from Lovely Professional University with a percentage of 8.45. His technical skills include EDA tools like Mentor Graphics Modelsim, Quartus II, Synopsys DC and ICC, and Cadence Virtuoso. He has experience with hardware description languages like Verilog and software skills in C, C++ and Perl. His areas of technical expertise are in semiconductor physics, digital IC design, FPGA-based system design and low power IC design. He has worked on projects implementing a low power ASIC
PIES_Profile_INDIA
PI Engineering Solutions is an engineering firm founded in 2013 that specializes in academic projects, freelance work, and technical training. They have expertise in image processing, embedded systems, DSP, MATLAB, OpenCV, computer vision, automation, and VLSI. Some of the projects they have completed include object retrieval using group queries, assistive clothing pattern recognition for visually impaired people, face and ear recognition using ICA, lossy image compression using SVD and WDR, epileptic seizure detection using recurrence quantification analysis and DWT-based SVM, multichannel EEG compression using wavelet-based image and volumetric coding, and high-throughput energy-efficient LDPC decoders using differential binary message passing. The firm is located in Poll
CV-A Naeem
Abdul Naeem is a hardware/software developer with experience in ASIC/SoC design, verification, and FPGA programming. He has worked on projects involving SystemVerilog and UVM testbenches, NoC-based multiprocessor systems, and microcontroller design. Naeem received his Ph.D. in Systems-on-Chip from KTH Royal Institute of Technology and has skills in C/C++, Verilog, VHDL, and FPGA tools like Quartus and Modelsim. He is currently a developer at Real Speed AB focusing on ASIC verification using SystemVerilog and UVM methodologies.
MANOJ_H_RAO_Resume
Manoj Rao has a Master's degree in Electrical and Computer Engineering from UT Austin with a 3.88 GPA. He has over 2 years of industry experience as a design engineer at Texas Instruments where he worked on digital and physical design of ADCs. He also had an internship at NVIDIA working on power management unit verification. His skills include RTL design, synthesis, physical design, and experience with tools like Verilog, VHDL, Synopsys, and Cadence.
More Related Content
What's hot
Ajay - Firmware Resume FT
Ajay Gunashekar is seeking a full-time position in embedded/firmware engineering. He has a Master's degree in Electrical and Electronics Engineering from UT Arlington and is experienced in C, C++, embedded systems, Linux, and robotics. His past internships include work at Cymer and Broadcom developing test scripts and debugging firmware.
PhilipSamDavisResume
Philip "Sam" Davis is pursuing a PhD in electrical engineering from New Mexico State University with a focus on signal processing, embedded programming, and machine learning. He has extensive academic and research experience in these areas, including coursework, research projects analyzing EEG signals to predict human perceptions, and internships. His skills include signal processing, machine learning, embedded systems, and software/hardware design. He is currently finishing his dissertation and has published several papers in the field.
Resume Ab
The document summarizes the applicant's work experience, research experience, projects, and education. For work experience, it highlights software engineering roles at Protein Metrics and an internship at NVIDIA developing deep learning solutions. For research, it describes medical imaging and deep learning work at Stanford and reinforcement learning research. It also lists relevant coursework and skills in areas like Python, C++, deep learning frameworks, computer vision, and NLP.
CV Aritra 08-2020
Aritra Sarkar is currently a PhD candidate at Delft University of Technology researching quantum-accelerated estimation of algorithmic information metrics with applications in genomics and AI. He received his MSc in computer engineering from Delft University, specializing in quantum computing architecture, and his BTech in avionics from Indian Institute of Space Science and Technology. His research interests include quantum algorithms, genomics, AI, and computer architecture.
Resume Abhishek Roushan
The document summarizes the educational and professional experience of Abhishek Roushan. It includes the following key points:
1) Abhishek is pursuing an MS in Electrical Engineering with a focus on Software and Hardware Systems at Stanford University, and received a B.E. in Electronics and Instrumentation from BITS Pilani, India.
2) His work experience includes medical imaging and deep learning research at the Gevaert Lab at Stanford, reinforcement learning research, and internships at NVIDIA and the Indian Institute of Science working on computer vision and deep learning projects.
3) His areas of interest and skills include Python, C/C++, deep learning frameworks like PyTorch and TensorFlow,
Resume
SriramMadala is seeking a position where he can contribute his skills and build a career that is intellectually challenging and personally rewarding. He has a Master of Technology in VLSI Design from VIT University with a CGPA of 6.88 and a Bachelor of Technology in ECE from Prakasam Engineering College with 69.2%. His strengths include skills with EDA tools like Altera Quartus, Cadence, and programming languages like Verilog, C, Perl and TCL. His projects include implementing a traffic signal controller using a PIC microcontroller and generating sine and cosine functions using a CORDIC algorithm.
Resume of Zhenyu Xu
Zhenyu Xu is seeking a job in ASIC/FPGA design or verification with over 3 years of experience in digital design research. He received an MS in Electrical and Computer Engineering from Stony Brook University with a 3.91 GPA and a BE in Integrated circuit design from Tianjin University. His skills include Verilog, SystemVerilog, C/C++, and EDA tools like Cadence and Xilinx. He has worked on projects involving FPGA optimization, hardware generation, processor design, test pattern generation, and more. He has published two papers on high-throughput AES implementation on FPGAs.
CV of Rahman
Fahad Rahman has a Master's degree in Communication Technology from University of Ulm and a Bachelor's degree in Electrical and Telecommunication Engineering from North South University. His master's thesis involved designing a 110GHz voltage controlled oscillator using SiGe BiCMOS technology. He has work experience in image processing and pattern recognition at Daimler AG and research experience in microelectronics and optoelectronics at University of Ulm. He has skills in programming, hardware development, measurement equipment, and spoken English.
Resume abhishek
The candidate has experience applying deep learning and computer vision techniques to medical imaging tasks such as segmentation and disease classification. They are currently developing multi-class models for neural images to enable early diagnosis of dementia and Alzheimer's. Additionally, the candidate has internship experience developing solutions to optimize GPU testing using neural networks in PyTorch. They have also worked on generative models, style transfer, autonomous driving control from images using CNN-LSTM models, and other projects applying machine learning and deep learning techniques.
VISHNU POREDDY Resume
Vishnu Vardhan Reddy Poreddy is a computer engineering graduate from North Carolina State University seeking a position in design automation. He has experience in IC design at LSI/Avago and worked on complex SoCs in 28nm technology involving floorplanning, placement, routing and timing analysis. During an internship at Intel, he developed automation scripts and made code changes to improve runtime efficiency. His academic projects include ASIC designs in Verilog for algorithms and NoC routers, C++ based cache and branch predictor simulators, and SystemVerilog verification of a microcontroller. He is proficient in Verilog, C/C++, Perl and EDA tools from Cadence, Altera and Xil
Anomaly Detection using Deep Auto-Encoders | Gianmario Spacagna
One of the determinants for a good anomaly detector is finding smart data representations that can easily evince deviations from the normal distribution. Traditional supervised approaches would require a strong assumption about what is normal and what not plus a non negligible effort in labeling the training dataset. Deep auto-encoders work very well in learning high-level abstractions and non-linear relationships of the data without requiring data labels. In this talk we will review a few popular techniques used in shallow machine learning and propose two semi-supervised approaches for novelty detection: one based on reconstruction error and another based on lower-dimensional feature compression.
Swetha Jayachandran resume
Swetha Jayachandran is seeking opportunities in VLSI back-end design or design automation with over 1.5 years of experience in ASIC design automation at Intel and Oracle. She has a Master's in Electrical Engineering from the University of Minnesota with a GPA of 3.62 and a Bachelor's in Electronics and Communication from PSG College of Technology in India with a GPA of 8.89. Her technical skills include Cadence, Synopsys, Verilog, and she has experience with synthesis, placement and routing, timing analysis, and circuit design projects involving cache controllers, adders, and ring oscillators.
Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGA
Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGAJAYAPRAKASH JPINFOTECH
The document proposes fault diagnosis schemes for variants of the Midori lightweight block cipher to improve security. Fault diagnosis schemes are proposed for the nonlinear S-box layer and round structures of 64-bit and 128-bit Midori. The schemes are implemented on an FPGA and fault injection simulations show they provide high error coverage. The proposed error detection architectures make Midori implementations more reliable while maintaining low area, power and latency.NISHANT_PATHAK_RESUME
Nishant Pathak is seeking a position in the semiconductor industry to develop skills in VLSI design and help lead organizational success. He has a year of experience in power and signal integrity design at STMicroelectronics. His projects there included estimating power loss and IR drop at different technology nodes, reducing design cycle time through power analysis, and verifying results with design tools. Nishant has strong skills in Verilog, C/C++, MATLAB, and EDA tools from Xilinx and Synopsys. He holds an M.Tech in VLSI Design and a B.Tech in ECE.
Mangesh_kothule_resume
Mangesh Kothule has experience in machine learning, image processing, and recommender systems. He currently works as an Associate Data Scientist at CredR where he has implemented OCR, image segmentation, and recommendation systems. Previously he completed a master's thesis on deep learning for image super-resolution and denoising, and worked as a Student Assistant researching video compression algorithms. He is looking for a full-time role as an engineer or scientist.
Ankita_Harmalkar_resume_electrical_fulltime1
The document is a resume for Ankita Harmalkar who is pursuing an MS in Electrical Engineering with a focus on analog and mixed signal design. She has internship experience in pre-silicon IP validation and testing at Intel. Her skills include analog and digital circuit design, simulation, and scripting languages like C, C++, Python.
JeremyBerkeResume
Jeremy Krisel Berke is a recent graduate from RIT with degrees in electrical engineering, philosophy, and a minor in astronomy. He has work experience as an intern at Sierra Nevada Corporation where he conducted analysis of electromagnetic interference on the Dream Chaser spacecraft. Berke now works as an EMR specialist at Berke Eye Care where he enters patient data, performs OCT scans of retinas, and photographs fundus. He is skilled in various engineering software and hardware and has completed projects in areas such as active laser stabilization, mechatronics, optics, computer architecture, and circuits.
Abdelrahman_Elskhawy
Abdelrahman Abdallah Abdelfatah Elskhawy is seeking a challenging opportunity in digital design and embedded systems. He has a BSc in electronics and communication from Cairo University, graduating with very good grades. His graduation project involved designing a 64-bit floating point adder/subtractor using Verilog. He has experience as an embedded systems developer and has skills in Verilog, VHDL, C programming, and CAD tools like Cadence and Quartus. In his free time he enjoys martial arts, chess, and reading.
satish real
Sambangi Satishkumar is pursuing an M.Tech in VLSI from Vellore Institute of Technology with a CGPA of 8.67. He has a B.Tech in ECE from Lovely Professional University with a percentage of 8.45. His technical skills include EDA tools like Mentor Graphics Modelsim, Quartus II, Synopsys DC and ICC, and Cadence Virtuoso. He has experience with hardware description languages like Verilog and software skills in C, C++ and Perl. His areas of technical expertise are in semiconductor physics, digital IC design, FPGA-based system design and low power IC design. He has worked on projects implementing a low power ASIC
PIES_Profile_INDIA
PI Engineering Solutions is an engineering firm founded in 2013 that specializes in academic projects, freelance work, and technical training. They have expertise in image processing, embedded systems, DSP, MATLAB, OpenCV, computer vision, automation, and VLSI. Some of the projects they have completed include object retrieval using group queries, assistive clothing pattern recognition for visually impaired people, face and ear recognition using ICA, lossy image compression using SVD and WDR, epileptic seizure detection using recurrence quantification analysis and DWT-based SVM, multichannel EEG compression using wavelet-based image and volumetric coding, and high-throughput energy-efficient LDPC decoders using differential binary message passing. The firm is located in Poll
What's hot (20)
Anomaly Detection using Deep Auto-Encoders | Gianmario Spacagna
Anomaly Detection using Deep Auto-Encoders | Gianmario Spacagna
Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGA
Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGA
Similar to Sagheer_Kashif_Resume
CV-A Naeem
Abdul Naeem is a hardware/software developer with experience in ASIC/SoC design, verification, and FPGA programming. He has worked on projects involving SystemVerilog and UVM testbenches, NoC-based multiprocessor systems, and microcontroller design. Naeem received his Ph.D. in Systems-on-Chip from KTH Royal Institute of Technology and has skills in C/C++, Verilog, VHDL, and FPGA tools like Quartus and Modelsim. He is currently a developer at Real Speed AB focusing on ASIC verification using SystemVerilog and UVM methodologies.
MANOJ_H_RAO_Resume
Manoj Rao has a Master's degree in Electrical and Computer Engineering from UT Austin with a 3.88 GPA. He has over 2 years of industry experience as a design engineer at Texas Instruments where he worked on digital and physical design of ADCs. He also had an internship at NVIDIA working on power management unit verification. His skills include RTL design, synthesis, physical design, and experience with tools like Verilog, VHDL, Synopsys, and Cadence.
PratikMadanResume
Pratik Madan is an electrical engineer with 8 months of experience in hardware design, including printed circuit boards, FPGAs, circuit simulation and testing, and embedded and VHDL coding. He has a Master's degree in Electrical Engineering from NJIT and a Bachelor's degree in Electronics Engineering. His skills include programming languages like VHDL and C/C++, software like MATLAB, and working with electronic components. He has internship experience in PCB design, RFID interfacing, and resistor design and testing. His projects include a 16-bit shift register and an automated pet feeder.
ResumeThomasV9
Thomas Yeh is seeking a position in firmware engineering where he can apply his technical skills as part of a team. He has experience with C/C++, assembly, Verilog, VHDL, Java, MATLAB, and Python. His academic projects include designing a self-driving robotic car using an ARM cortex M3 microcontroller, designing an optical flow IC using Verilog on FPGA, implementing parallel Bacher sorting using C and POSIX threads, designing a pipelined MIPS CPU using Verilog, and compressing images using discrete Fourier transforms and Huffman encoding in C. He received his Master's in Electrical Engineering from San Jose State University in 2015 and Bachelor's from Yuan Ze University in 2011.
Sai Dheeraj_Resume
This document contains Sai Dheeraj Polagani's resume. It includes his contact information, objective, education history, industrial experience at Intel as a physical design engineer and layout engineer, previous experience at Wipro Technologies as an ASIC physical design and verification engineer, technical skills, projects completed and academic projects during his Master's program. His experience includes full-chip static timing analysis, noise analysis, cross-talk analysis, place and route, timing closure, and physical verification. He has a Master's in Electrical Engineering from San Jose State University and a Bachelors in Information and Communication Technology from DA-IICT, India.
Embedded_Resume
The document is a resume for Siddharth Timiri Vijayakumar seeking an opportunity as an Embedded Systems Engineer. It summarizes his proficient experience programming in C/C++ and Assembly along with modeling experience using MATLAB, Simulink and LabVIEW. It also lists his expertise interfacing with communication protocols and microcontrollers, experience developing firmware and device drivers, and skills including analog/digital circuit design.
chandrashekar_resume1
Chandrashekar is seeking a career in VLSI design and embedded systems. He has an M.Tech in VLSI design from Nitte Meenakshi Institute of Technology and a B.E in electronics and communication. He has experience with analog circuit design, PCB design, and controller programming from an internship. His technical skills include C, Verilog, VHDL, and tools like LTSpice, Cadence, and MATLAB. His academic projects include an automated library management system and an ADPLL design for S-band transceivers.
Software analyst resume
This document is a resume for Muhammad Umair Zafar summarizing his qualifications and experience. It outlines his educational background including a MASc from Ryerson University where he is studying measuring energy efficiency between FPGAs and processors. It also details his 1 year of work experience as a hardware design engineer developing boards for FPGAs and CPLDs and lists his relevant skills in software design, hardware design, and communication protocols. His projects include work with parallel computing, FPGA design, and image/audio compression.
Shantanu's Resume
Shantanu Telharkar is pursuing a Master of Science in Electrical Engineering from San Jose State University with a specialization in digital systems and logic design. He has relevant experience as an FPGA systems design intern at MathWorks and as an FPGA design intern at Atria Logic and Interface Design Associates Private Limited. His technical skills include programming languages like C, C++, Verilog, VHDL, and SystemVerilog as well as tools like Xilinx Vivado, MATLAB, and SIMULINK.
Resume General
Prasanth Prabu Ravichandiran has a Master's degree in Electrical Engineering from the University at Buffalo and a Bachelor's degree in Electronics and Communication Engineering from Pondicherry University. He has skills in programming languages like VHDL, Verilog, C, C++, and Python. He has experience with CAD tools like Cadence Virtuoso and FPGA boards like Basys2 Spartan-3E and Atlys Spartan-6. He has worked on projects involving PCB design, wearable health kits, RISC processors, package delivery systems, electronic locks, gesture controlled robots, speech controlled robots, brain-computer interfaces, solar cells, CMOS mask design, and SRAM
Resume
Deepak Anand Ravindran is seeking a full-time position in digital ASIC RTL design or verification. He has a Master's degree in Electrical Engineering from USC and a Bachelor's degree from NIT Trichy. He has work experience in memory circuit design at Dolphin Technology, chip validation and failure analysis at Broadcom, and digital and power embedded systems design at CDOT Alcatel-Lucent Research Center. His technical skills include Verilog, C, Perl, and digital design tools from Synopsys and Cadence. He has completed academic projects in memory controller design, ATPG, processor performance simulation, and network processor design.
Eced
The document provides details about the Department of Electronics and Communication Engineering at National Institute of Technology Calicut, including information about its faculty members and their research areas, degree programs offered, laboratories and facilities, publications, patents, and books. It outlines the department's areas of research focus such as image coding, speech recognition, and wireless communication systems.
Eced ece department
The document provides details about the Department of Electronics and Communication Engineering at National Institute of Technology Calicut, including information about its faculty members and their research areas, degree programs offered, laboratories and facilities, publications, patents, and books. It outlines the department's areas of research focus such as image coding, speech recognition, and wireless communication systems.
Yuvaraj.K Resume
Yuvaraj has over 2 years of experience in designing analog and digital circuits. He has expertise in FPGA designs, power regulator circuits, communication protocols, and PCB design verification. Some of his projects include designing boards for a universal pylon tester, A-scan ultrasound biometry equipment, and an electronic breathalyzer. He holds a B.E. in ECE and has skills in C, VHDL, and microcontrollers such as 8086, 8051, and LPC3250.
Hao hsiang ma resume
Hao-Hsiang Ma is seeking a position in ASIC/VLSI/FPGA hardware design or verification. He has a Master's degree in Electrical and Computer Engineering from Rice University and previous degrees from National Cheng Kung University and Tamkang University in Taiwan. He has skills in Verilog, SystemVerilog, C/C++, and FPGA tools. His work experience includes internships at MediaTek doing verification and as a software engineer at FINDREAM. He has also completed projects involving linear equation solvers on FPGA boards, noise filtering, and cache coherence protocols.
Rajath_Shivananda
Rajath Shivananda has a Masters in Electrical Engineering from University of Texas at Arlington and a Bachelors in Electronics and Communication from R.V. College of Engineering in Bangalore, India. He has work experience as an IT consultant for ITC Infotech India. His technical skills include programming languages like C, C++, MATLAB and embedded C. He has done projects involving microcontroller design, signal generation, MIMO simulation, RTOS design, indoor localization and cache memory design. He published a paper during his undergraduate degree and received a star performer award from ITC Infotech.
Cv new basu fresher embedded
- Basudev Mahapatra is an engineering graduate with over 1.6 years of experience in embedded technologies. He has expertise in developing navigation control robots using Linux and programming languages like C/C++.
- His areas of interest include real-time operating systems, embedded systems, and communication protocols. He has worked on projects involving ARM and PIC microcontrollers as well as robotic systems.
- He has a Master's degree in Embedded System Design and has worked on projects involving solar tracking systems and autonomous mobile robots for organizations like DRDO and Indosolar Technology.
Nikita Resume
Nikita Patel is seeking an entry-level position in electrical engineering. She has a Master's degree in Electronic Materials and Devices from San Jose State University and a Bachelor's degree in Electrical Engineering from Gujarat University. Her experience includes projects involving ASIC design, IC layout, circuit simulation, and microcontroller design. She is proficient in CAD tools such as Cadence and Synopsys. Nikita had an internship involving PCB design and has volunteered to help other Master's students at SJSU.
PARTH DESAI RESUME
Parth Desai is seeking a full-time position in electrical engineering where he can utilize his skills. He has experience in languages like C, C++, Python, and Verilog. He has worked as an intern at Toshiba and Litmus Automation where he tested firmware, developed client libraries, and designed embedded systems. Parth has a Master's degree in Electrical Engineering from San Jose State University and led projects implementing encryption algorithms and bus arbitrators using Verilog and SystemVerilog.
Resume
The document provides a resume for Praveen Mehrotra. It summarizes his objective of seeking a full-time position in VLSI circuit design, education including a Master's in electrical engineering and Bachelor's in electronics and communications engineering, and professional experience including design engineering and internship roles. It also lists his skills in HDLs, software languages, and VLSI design tools and provides details of projects implemented during his education.
Similar to Sagheer_Kashif_Resume (20)
Sagheer_Kashif_Resume
- 1. KASHIF SAGHEER Date of Birth: 14 Dec, 1985 Gender: Male Address: 26D3.01 Allmandring 3, Stuttgart, 70569, Germany Mobile: 017645810135 Email: st104782@stud.uni-stuttgart.de Kashifsagheer@gmail.com Available From: Immediately Qualification: M.Sc Infotech (major: embedded system) (June, 2016) University of Stuttgart, Germany B.E Electronics (Jan, 2004 –Dec,2007) Mehran University of Engineering & Technology, Pakistan Dissertation: Texture analysis of magnetic resonance calf images for automatic classification of muscle aging: The thesis aims at finding an optimal subset of features, for a given training data set, which enables the automatic classification based on texture analysis TA and manifest their uses for the problem of characterization and classification of calf muscle. For this purpose, we used a set of 21 young and old people calf muscle T2-weighted magnetic resonance (MR) images. These volunteers were of 19-75 years of age and underwent MR examinations. Job Experiences: Organization: Frauhofer IBP Designation: Studenten Mitarbeiter (HIWI) (April, 2015 – June,2016) • I am working on a software implementation of measuring of acoustic parameters. In order to accomplish this task, I used LABWINDOWs tool from National Instrument international. Organization: Advantest Europe Designation: Studenten Praktikum (Sep, 2014 – Feb, 2015) • Design & Implementation of Microblaze processor based embedded system in Vivado software. The embedded system is used to reconfigure & test the flash memory in case of any fault occures in the memory as well as in Xilinx ultra-high performance FPGA’s configuration scheme. • Design & Implementation of Microblaze processor based embedded system with DMA controller in Vivado software. The embedded system is used to transfer and control the transaction between DDR2 to high speed lvds IO. The Artix 7 (AC701) evaluation board is used for prototyping.
- 2. • To write Verilog code for LFSR and its instances to get appox 80% resource utilization for Dynamic power estimation of Stratix V fpga board designed by Advantest layout design group. • To design and write VHDL code for a customize IP core in Vivado for bridging between DMA ip and selectio ip. Organization: Institut für Machinenelmente (Universität Stuttgart) Designation: Studenten Mitarbeiter (HIWI) (Jun, 2014 – Aug, 2014) Implementation of image processing algorithms in Matlab and C++ for detecting scratches on a plane metal surface Organization: Institut für Techniche Informatic (Universität Stuttgart) Designation: Studenten Mitarbeiter (HIWI) (Oct, 2013 – Feb, 2014) • Implementation of finite state machine for scan chain module • Modification of degilent VHDL code for pc communication • Software development in C++ for pc interface with FPGA kit Organization: SUPARCO Pakistan Designation: Design Engineer (Apr, 2008 - Aug, 2012) • Design, development and programming of embedded system (general purpose On board data handling) • Embedded software development • Digital system design on FPGA • Signal integrity, crosstalk, electromagnetic interference and power analysis of electronic boards • Multilayer printed circuit board design in ORCAD and Altium • Implementation of hardware and software (driver) for CAN communication bus, I2C, SPI, RS422, RS232 for embedded hardware communication Technical Knowledge Softwares Eclipse, Visual Studio, CANoe, Keil, Mplab, SDK embedded development tool, ASCET, CAN bus analyzer, Xillinx ISE, ModelSim, IAR, OrCAD, Altium, Matlab, Labview, Labwindow, Proteus, Pspice, Multisim and VIVADO. Programming Languages Assembly, C/C++, Java, Python, CUDA, OpenCL, Visual, Basic, VHDL, Verilog HDL, SystemC, ANSI C. Hardware 8051-Controller,PIC,AVR Controller, ARM Controller, 386 EX embedded processor, Spartan, Vertex and 7 Series FPGA’s, Zynq SOC.
- 3. Professional Trainings • Advance HDL techniques for SOC (Advantest Europe) • Zynq based SOC or embedded system hardware and software design (Advantest Europe) • High performance RISC Processor design, synthesis and implementation (Universität Stuttgart) • High performance computing with graphic cards (Universität Stuttgart) • Embedded system (Universität Stuttgart) • Image Compression (Universität Stuttgart) Area of Interests • Embedded system hardware and software(C/C++) • FPGA programming in VHDL or Verilog • Digital system design and computer architecture • Software development Research and Publication FRAM based TMR (triple modular redundancy) for fault tolerance implementation (All Pakistan Technical Paper Competition COMSATS Institute of Information Technology, Lahore, Pakistan, April 19, 2011) Language Skills English: Professional proficiency German: A2 Level Urdu: Native language Other Activities Reading books, reading articles, cricket and football References Available upon request