SlideShare a Scribd company logo
NEW ANALYTIC MODEL OF COUPLING AND SUBSTRATE
CAPACITANCE IN NANOMETER TECHNOLOGIES
ABSTRACT:
In this paper, we propose a new modeling method for computing coupling
capacitance between interconnects on the same or different layers and substrate capacitance in
the nanometer very large-scale integration circuits. The model has been developed based on a
template, which is obtained on the basis of electric field approximation and followed by a
curvefitting technique to reach promising accuracy. To verify our proposed model, we develop
scripts to generate thousands of layout samples which cover all possible geometric situations for
CMOS 180-, 90-, and 65-nm technologies. The proposed model is compared with previously
published works with reference to the extracted results from commercial tools. The experimental
results show that the estimation errors of our method are much lower than 10% (2%–4% or less
for most of the cases) but with significantly reduced computation effort. The proposed model is a
general methodology that can be used for any nanometer technologies with different geometric
parameters

More Related Content

What's hot

ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...
ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...
ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...
I3E Technologies
 
Delay Analysis for Current Mode Threshold Logic Gate Designs
Delay Analysis for Current Mode Threshold Logic Gate DesignsDelay Analysis for Current Mode Threshold Logic Gate Designs
Delay Analysis for Current Mode Threshold Logic Gate Designs
JAYAPRAKASH JPINFOTECH
 
Min max a counter-based algorithm for regular expression matching
Min max a counter-based algorithm for regular expression matchingMin max a counter-based algorithm for regular expression matching
Min max a counter-based algorithm for regular expression matching
Ecway Technologies
 
A poisson hidden markov model for multiview video traffic
A poisson hidden markov model for multiview video trafficA poisson hidden markov model for multiview video traffic
A poisson hidden markov model for multiview video traffic
Nexgen Technology
 
Multi objective game theoretic scheduling of bag-of-tasks workflows on hybri...
Multi objective game theoretic  scheduling of bag-of-tasks workflows on hybri...Multi objective game theoretic  scheduling of bag-of-tasks workflows on hybri...
Multi objective game theoretic scheduling of bag-of-tasks workflows on hybri...
Nexgen Technology
 
Predicting phase durations of traffic lights using live open traffic lights data
Predicting phase durations of traffic lights using live open traffic lights dataPredicting phase durations of traffic lights using live open traffic lights data
Predicting phase durations of traffic lights using live open traffic lights data
Brecht Van de Vyvere
 
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKSENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
I3E Technologies
 
IEEE 2014 MATLAB IMAGE PROCESSING PROJECTS Tension in active shapes
IEEE 2014 MATLAB IMAGE PROCESSING PROJECTS Tension in active shapesIEEE 2014 MATLAB IMAGE PROCESSING PROJECTS Tension in active shapes
IEEE 2014 MATLAB IMAGE PROCESSING PROJECTS Tension in active shapes
IEEEBEBTECHSTUDENTPROJECTS
 

What's hot (8)

ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...
ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...
ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...
 
Delay Analysis for Current Mode Threshold Logic Gate Designs
Delay Analysis for Current Mode Threshold Logic Gate DesignsDelay Analysis for Current Mode Threshold Logic Gate Designs
Delay Analysis for Current Mode Threshold Logic Gate Designs
 
Min max a counter-based algorithm for regular expression matching
Min max a counter-based algorithm for regular expression matchingMin max a counter-based algorithm for regular expression matching
Min max a counter-based algorithm for regular expression matching
 
A poisson hidden markov model for multiview video traffic
A poisson hidden markov model for multiview video trafficA poisson hidden markov model for multiview video traffic
A poisson hidden markov model for multiview video traffic
 
Multi objective game theoretic scheduling of bag-of-tasks workflows on hybri...
Multi objective game theoretic  scheduling of bag-of-tasks workflows on hybri...Multi objective game theoretic  scheduling of bag-of-tasks workflows on hybri...
Multi objective game theoretic scheduling of bag-of-tasks workflows on hybri...
 
Predicting phase durations of traffic lights using live open traffic lights data
Predicting phase durations of traffic lights using live open traffic lights dataPredicting phase durations of traffic lights using live open traffic lights data
Predicting phase durations of traffic lights using live open traffic lights data
 
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKSENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
 
IEEE 2014 MATLAB IMAGE PROCESSING PROJECTS Tension in active shapes
IEEE 2014 MATLAB IMAGE PROCESSING PROJECTS Tension in active shapesIEEE 2014 MATLAB IMAGE PROCESSING PROJECTS Tension in active shapes
IEEE 2014 MATLAB IMAGE PROCESSING PROJECTS Tension in active shapes
 

Similar to New analytic model of coupling and substrate capacitance in nanometer technologies

Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...
ecway
 
Java cross-layer design of congestion control and power control in fast-fadi...
Java  cross-layer design of congestion control and power control in fast-fadi...Java  cross-layer design of congestion control and power control in fast-fadi...
Java cross-layer design of congestion control and power control in fast-fadi...
ecwayerode
 
AHF_IDETC_2011_Jie
AHF_IDETC_2011_JieAHF_IDETC_2011_Jie
AHF_IDETC_2011_Jie
MDO_Lab
 
Array based approximate arithmetic computing; a general model and application...
Array based approximate arithmetic computing; a general model and application...Array based approximate arithmetic computing; a general model and application...
Array based approximate arithmetic computing; a general model and application...
I3E Technologies
 
Energy consumption of vlsi decoders
Energy consumption of vlsi decodersEnergy consumption of vlsi decoders
Energy consumption of vlsi decoders
jpstudcorner
 
Ieee transactions 2018 on wireless communications Title and Abstract
Ieee transactions 2018 on wireless communications Title and AbstractIeee transactions 2018 on wireless communications Title and Abstract
Ieee transactions 2018 on wireless communications Title and Abstract
tsysglobalsolutions
 
wsn
wsnwsn
PREDICTION BASED LOSSLESS COMPRESSION SCHEME FOR BAYER COLOUR FILTER ARRAY IM...
PREDICTION BASED LOSSLESS COMPRESSION SCHEME FOR BAYER COLOUR FILTER ARRAY IM...PREDICTION BASED LOSSLESS COMPRESSION SCHEME FOR BAYER COLOUR FILTER ARRAY IM...
PREDICTION BASED LOSSLESS COMPRESSION SCHEME FOR BAYER COLOUR FILTER ARRAY IM...
ijiert bestjournal
 
Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...
ecwayprojects
 
Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...
Ecwayt
 
Dotnet cross-layer design of congestion control and power control in fast-fa...
Dotnet  cross-layer design of congestion control and power control in fast-fa...Dotnet  cross-layer design of congestion control and power control in fast-fa...
Dotnet cross-layer design of congestion control and power control in fast-fa...
Ecwaytech
 
Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...
Ecwayt
 
Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...
Ecwaytech
 
Dotnet cross-layer design of congestion control and power control in fast-fa...
Dotnet  cross-layer design of congestion control and power control in fast-fa...Dotnet  cross-layer design of congestion control and power control in fast-fa...
Dotnet cross-layer design of congestion control and power control in fast-fa...
Ecwayt
 
Ieee transactions 2018 topics on wireless communications for final year stude...
Ieee transactions 2018 topics on wireless communications for final year stude...Ieee transactions 2018 topics on wireless communications for final year stude...
Ieee transactions 2018 topics on wireless communications for final year stude...
tsysglobalsolutions
 
Vehicle Power Line Channel Modelling under CST Microwave Studio
Vehicle Power Line Channel Modelling under CST Microwave StudioVehicle Power Line Channel Modelling under CST Microwave Studio
Vehicle Power Line Channel Modelling under CST Microwave Studio
IJCSIS Research Publications
 
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
VIT-AP University
 
A Fault Tolerance Technique for Combinational Circuits Based on Selective-Tra...
A Fault Tolerance Technique for Combinational Circuits Based on Selective-Tra...A Fault Tolerance Technique for Combinational Circuits Based on Selective-Tra...
A Fault Tolerance Technique for Combinational Circuits Based on Selective-Tra...
JAYAPRAKASH JPINFOTECH
 
Samtec whitepaper
Samtec whitepaperSamtec whitepaper
Samtec whitepaper
john_111
 
Design of Power and Area Efficient Approximate Multipliers
Design of Power and Area Efficient Approximate MultipliersDesign of Power and Area Efficient Approximate Multipliers
Design of Power and Area Efficient Approximate Multipliers
JAYAPRAKASH JPINFOTECH
 

Similar to New analytic model of coupling and substrate capacitance in nanometer technologies (20)

Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...
 
Java cross-layer design of congestion control and power control in fast-fadi...
Java  cross-layer design of congestion control and power control in fast-fadi...Java  cross-layer design of congestion control and power control in fast-fadi...
Java cross-layer design of congestion control and power control in fast-fadi...
 
AHF_IDETC_2011_Jie
AHF_IDETC_2011_JieAHF_IDETC_2011_Jie
AHF_IDETC_2011_Jie
 
Array based approximate arithmetic computing; a general model and application...
Array based approximate arithmetic computing; a general model and application...Array based approximate arithmetic computing; a general model and application...
Array based approximate arithmetic computing; a general model and application...
 
Energy consumption of vlsi decoders
Energy consumption of vlsi decodersEnergy consumption of vlsi decoders
Energy consumption of vlsi decoders
 
Ieee transactions 2018 on wireless communications Title and Abstract
Ieee transactions 2018 on wireless communications Title and AbstractIeee transactions 2018 on wireless communications Title and Abstract
Ieee transactions 2018 on wireless communications Title and Abstract
 
wsn
wsnwsn
wsn
 
PREDICTION BASED LOSSLESS COMPRESSION SCHEME FOR BAYER COLOUR FILTER ARRAY IM...
PREDICTION BASED LOSSLESS COMPRESSION SCHEME FOR BAYER COLOUR FILTER ARRAY IM...PREDICTION BASED LOSSLESS COMPRESSION SCHEME FOR BAYER COLOUR FILTER ARRAY IM...
PREDICTION BASED LOSSLESS COMPRESSION SCHEME FOR BAYER COLOUR FILTER ARRAY IM...
 
Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...
 
Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...
 
Dotnet cross-layer design of congestion control and power control in fast-fa...
Dotnet  cross-layer design of congestion control and power control in fast-fa...Dotnet  cross-layer design of congestion control and power control in fast-fa...
Dotnet cross-layer design of congestion control and power control in fast-fa...
 
Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...
 
Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...Cross layer design of congestion control and power control in fast-fading wir...
Cross layer design of congestion control and power control in fast-fading wir...
 
Dotnet cross-layer design of congestion control and power control in fast-fa...
Dotnet  cross-layer design of congestion control and power control in fast-fa...Dotnet  cross-layer design of congestion control and power control in fast-fa...
Dotnet cross-layer design of congestion control and power control in fast-fa...
 
Ieee transactions 2018 topics on wireless communications for final year stude...
Ieee transactions 2018 topics on wireless communications for final year stude...Ieee transactions 2018 topics on wireless communications for final year stude...
Ieee transactions 2018 topics on wireless communications for final year stude...
 
Vehicle Power Line Channel Modelling under CST Microwave Studio
Vehicle Power Line Channel Modelling under CST Microwave StudioVehicle Power Line Channel Modelling under CST Microwave Studio
Vehicle Power Line Channel Modelling under CST Microwave Studio
 
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
 
A Fault Tolerance Technique for Combinational Circuits Based on Selective-Tra...
A Fault Tolerance Technique for Combinational Circuits Based on Selective-Tra...A Fault Tolerance Technique for Combinational Circuits Based on Selective-Tra...
A Fault Tolerance Technique for Combinational Circuits Based on Selective-Tra...
 
Samtec whitepaper
Samtec whitepaperSamtec whitepaper
Samtec whitepaper
 
Design of Power and Area Efficient Approximate Multipliers
Design of Power and Area Efficient Approximate MultipliersDesign of Power and Area Efficient Approximate Multipliers
Design of Power and Area Efficient Approximate Multipliers
 

More from I3E Technologies

Add
AddAdd
Design of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulatorDesign of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulator
I3E Technologies
 
An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...
I3E Technologies
 
Aging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logicAging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logic
I3E Technologies
 
A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...
I3E Technologies
 
A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...
I3E Technologies
 
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fftA combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
I3E Technologies
 
Reverse converter design via parallel prefix adders novel components, method...
Reverse converter design via parallel prefix adders  novel components, method...Reverse converter design via parallel prefix adders  novel components, method...
Reverse converter design via parallel prefix adders novel components, method...
I3E Technologies
 
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encodingPre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
I3E Technologies
 
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
I3E Technologies
 
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
I3E Technologies
 
Ultrasparse ac link converters
Ultrasparse ac link convertersUltrasparse ac link converters
Ultrasparse ac link converters
I3E Technologies
 
Single inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converterSingle inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converter
I3E Technologies
 
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
I3E Technologies
 
Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...
I3E Technologies
 
Reliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost convertersReliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost converters
I3E Technologies
 
Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...
I3E Technologies
 
Pfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor drivePfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor drive
I3E Technologies
 
Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...
I3E Technologies
 
Online variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverterOnline variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverter
I3E Technologies
 

More from I3E Technologies (20)

Add
AddAdd
Add
 
Design of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulatorDesign of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulator
 
An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...
 
Aging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logicAging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logic
 
A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...
 
A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...
 
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fftA combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
 
Reverse converter design via parallel prefix adders novel components, method...
Reverse converter design via parallel prefix adders  novel components, method...Reverse converter design via parallel prefix adders  novel components, method...
Reverse converter design via parallel prefix adders novel components, method...
 
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encodingPre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
 
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
 
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
 
Ultrasparse ac link converters
Ultrasparse ac link convertersUltrasparse ac link converters
Ultrasparse ac link converters
 
Single inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converterSingle inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converter
 
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
 
Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...
 
Reliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost convertersReliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost converters
 
Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...
 
Pfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor drivePfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor drive
 
Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...
 
Online variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverterOnline variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverter
 

Recently uploaded

Introduction to Artificial Intelligence.
Introduction to Artificial Intelligence.Introduction to Artificial Intelligence.
Introduction to Artificial Intelligence.
supriyaDicholkar1
 
Digital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptxDigital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptx
aryanpankaj78
 
paper relate Chozhavendhan et al. 2020.pdf
paper relate Chozhavendhan et al. 2020.pdfpaper relate Chozhavendhan et al. 2020.pdf
paper relate Chozhavendhan et al. 2020.pdf
ShurooqTaib
 
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
upoux
 
ELS: 2.4.1 POWER ELECTRONICS Course objectives: This course will enable stude...
ELS: 2.4.1 POWER ELECTRONICS Course objectives: This course will enable stude...ELS: 2.4.1 POWER ELECTRONICS Course objectives: This course will enable stude...
ELS: 2.4.1 POWER ELECTRONICS Course objectives: This course will enable stude...
Kuvempu University
 
SENTIMENT ANALYSIS ON PPT AND Project template_.pptx
SENTIMENT ANALYSIS ON PPT AND Project template_.pptxSENTIMENT ANALYSIS ON PPT AND Project template_.pptx
SENTIMENT ANALYSIS ON PPT AND Project template_.pptx
b0754201
 
Call Girls Chennai +91-8824825030 Vip Call Girls Chennai
Call Girls Chennai +91-8824825030 Vip Call Girls ChennaiCall Girls Chennai +91-8824825030 Vip Call Girls Chennai
Call Girls Chennai +91-8824825030 Vip Call Girls Chennai
paraasingh12 #V08
 
DELTA V MES EMERSON EDUARDO RODRIGUES ENGINEER
DELTA V MES EMERSON EDUARDO RODRIGUES ENGINEERDELTA V MES EMERSON EDUARDO RODRIGUES ENGINEER
DELTA V MES EMERSON EDUARDO RODRIGUES ENGINEER
EMERSON EDUARDO RODRIGUES
 
309475979-Creativity-Innovation-notes-IV-Sem-2016-pdf.pdf
309475979-Creativity-Innovation-notes-IV-Sem-2016-pdf.pdf309475979-Creativity-Innovation-notes-IV-Sem-2016-pdf.pdf
309475979-Creativity-Innovation-notes-IV-Sem-2016-pdf.pdf
Sou Tibon
 
3rd International Conference on Artificial Intelligence Advances (AIAD 2024)
3rd International Conference on Artificial Intelligence Advances (AIAD 2024)3rd International Conference on Artificial Intelligence Advances (AIAD 2024)
3rd International Conference on Artificial Intelligence Advances (AIAD 2024)
GiselleginaGloria
 
INTRODUCTION TO ARTIFICIAL INTELLIGENCE BASIC
INTRODUCTION TO ARTIFICIAL INTELLIGENCE BASICINTRODUCTION TO ARTIFICIAL INTELLIGENCE BASIC
INTRODUCTION TO ARTIFICIAL INTELLIGENCE BASIC
GOKULKANNANMMECLECTC
 
A high-Speed Communication System is based on the Design of a Bi-NoC Router, ...
A high-Speed Communication System is based on the Design of a Bi-NoC Router, ...A high-Speed Communication System is based on the Design of a Bi-NoC Router, ...
A high-Speed Communication System is based on the Design of a Bi-NoC Router, ...
DharmaBanothu
 
Open Channel Flow: fluid flow with a free surface
Open Channel Flow: fluid flow with a free surfaceOpen Channel Flow: fluid flow with a free surface
Open Channel Flow: fluid flow with a free surface
Indrajeet sahu
 
OOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming languageOOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming language
PreethaV16
 
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
ydzowc
 
UNIT-III- DATA CONVERTERS ANALOG TO DIGITAL CONVERTER
UNIT-III- DATA CONVERTERS ANALOG TO DIGITAL CONVERTERUNIT-III- DATA CONVERTERS ANALOG TO DIGITAL CONVERTER
UNIT-III- DATA CONVERTERS ANALOG TO DIGITAL CONVERTER
vmspraneeth
 
Unit -II Spectroscopy - EC I B.Tech.pdf
Unit -II Spectroscopy - EC  I B.Tech.pdfUnit -II Spectroscopy - EC  I B.Tech.pdf
Unit -II Spectroscopy - EC I B.Tech.pdf
TeluguBadi
 
Object Oriented Analysis and Design - OOAD
Object Oriented Analysis and Design - OOADObject Oriented Analysis and Design - OOAD
Object Oriented Analysis and Design - OOAD
PreethaV16
 
Call For Paper -3rd International Conference on Artificial Intelligence Advan...
Call For Paper -3rd International Conference on Artificial Intelligence Advan...Call For Paper -3rd International Conference on Artificial Intelligence Advan...
Call For Paper -3rd International Conference on Artificial Intelligence Advan...
ijseajournal
 
Asymmetrical Repulsion Magnet Motor Ratio 6-7.pdf
Asymmetrical Repulsion Magnet Motor Ratio 6-7.pdfAsymmetrical Repulsion Magnet Motor Ratio 6-7.pdf
Asymmetrical Repulsion Magnet Motor Ratio 6-7.pdf
felixwold
 

Recently uploaded (20)

Introduction to Artificial Intelligence.
Introduction to Artificial Intelligence.Introduction to Artificial Intelligence.
Introduction to Artificial Intelligence.
 
Digital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptxDigital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptx
 
paper relate Chozhavendhan et al. 2020.pdf
paper relate Chozhavendhan et al. 2020.pdfpaper relate Chozhavendhan et al. 2020.pdf
paper relate Chozhavendhan et al. 2020.pdf
 
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
 
ELS: 2.4.1 POWER ELECTRONICS Course objectives: This course will enable stude...
ELS: 2.4.1 POWER ELECTRONICS Course objectives: This course will enable stude...ELS: 2.4.1 POWER ELECTRONICS Course objectives: This course will enable stude...
ELS: 2.4.1 POWER ELECTRONICS Course objectives: This course will enable stude...
 
SENTIMENT ANALYSIS ON PPT AND Project template_.pptx
SENTIMENT ANALYSIS ON PPT AND Project template_.pptxSENTIMENT ANALYSIS ON PPT AND Project template_.pptx
SENTIMENT ANALYSIS ON PPT AND Project template_.pptx
 
Call Girls Chennai +91-8824825030 Vip Call Girls Chennai
Call Girls Chennai +91-8824825030 Vip Call Girls ChennaiCall Girls Chennai +91-8824825030 Vip Call Girls Chennai
Call Girls Chennai +91-8824825030 Vip Call Girls Chennai
 
DELTA V MES EMERSON EDUARDO RODRIGUES ENGINEER
DELTA V MES EMERSON EDUARDO RODRIGUES ENGINEERDELTA V MES EMERSON EDUARDO RODRIGUES ENGINEER
DELTA V MES EMERSON EDUARDO RODRIGUES ENGINEER
 
309475979-Creativity-Innovation-notes-IV-Sem-2016-pdf.pdf
309475979-Creativity-Innovation-notes-IV-Sem-2016-pdf.pdf309475979-Creativity-Innovation-notes-IV-Sem-2016-pdf.pdf
309475979-Creativity-Innovation-notes-IV-Sem-2016-pdf.pdf
 
3rd International Conference on Artificial Intelligence Advances (AIAD 2024)
3rd International Conference on Artificial Intelligence Advances (AIAD 2024)3rd International Conference on Artificial Intelligence Advances (AIAD 2024)
3rd International Conference on Artificial Intelligence Advances (AIAD 2024)
 
INTRODUCTION TO ARTIFICIAL INTELLIGENCE BASIC
INTRODUCTION TO ARTIFICIAL INTELLIGENCE BASICINTRODUCTION TO ARTIFICIAL INTELLIGENCE BASIC
INTRODUCTION TO ARTIFICIAL INTELLIGENCE BASIC
 
A high-Speed Communication System is based on the Design of a Bi-NoC Router, ...
A high-Speed Communication System is based on the Design of a Bi-NoC Router, ...A high-Speed Communication System is based on the Design of a Bi-NoC Router, ...
A high-Speed Communication System is based on the Design of a Bi-NoC Router, ...
 
Open Channel Flow: fluid flow with a free surface
Open Channel Flow: fluid flow with a free surfaceOpen Channel Flow: fluid flow with a free surface
Open Channel Flow: fluid flow with a free surface
 
OOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming languageOOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming language
 
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
 
UNIT-III- DATA CONVERTERS ANALOG TO DIGITAL CONVERTER
UNIT-III- DATA CONVERTERS ANALOG TO DIGITAL CONVERTERUNIT-III- DATA CONVERTERS ANALOG TO DIGITAL CONVERTER
UNIT-III- DATA CONVERTERS ANALOG TO DIGITAL CONVERTER
 
Unit -II Spectroscopy - EC I B.Tech.pdf
Unit -II Spectroscopy - EC  I B.Tech.pdfUnit -II Spectroscopy - EC  I B.Tech.pdf
Unit -II Spectroscopy - EC I B.Tech.pdf
 
Object Oriented Analysis and Design - OOAD
Object Oriented Analysis and Design - OOADObject Oriented Analysis and Design - OOAD
Object Oriented Analysis and Design - OOAD
 
Call For Paper -3rd International Conference on Artificial Intelligence Advan...
Call For Paper -3rd International Conference on Artificial Intelligence Advan...Call For Paper -3rd International Conference on Artificial Intelligence Advan...
Call For Paper -3rd International Conference on Artificial Intelligence Advan...
 
Asymmetrical Repulsion Magnet Motor Ratio 6-7.pdf
Asymmetrical Repulsion Magnet Motor Ratio 6-7.pdfAsymmetrical Repulsion Magnet Motor Ratio 6-7.pdf
Asymmetrical Repulsion Magnet Motor Ratio 6-7.pdf
 

New analytic model of coupling and substrate capacitance in nanometer technologies

  • 1. NEW ANALYTIC MODEL OF COUPLING AND SUBSTRATE CAPACITANCE IN NANOMETER TECHNOLOGIES ABSTRACT: In this paper, we propose a new modeling method for computing coupling capacitance between interconnects on the same or different layers and substrate capacitance in the nanometer very large-scale integration circuits. The model has been developed based on a template, which is obtained on the basis of electric field approximation and followed by a curvefitting technique to reach promising accuracy. To verify our proposed model, we develop scripts to generate thousands of layout samples which cover all possible geometric situations for CMOS 180-, 90-, and 65-nm technologies. The proposed model is compared with previously published works with reference to the extracted results from commercial tools. The experimental results show that the estimation errors of our method are much lower than 10% (2%–4% or less for most of the cases) but with significantly reduced computation effort. The proposed model is a general methodology that can be used for any nanometer technologies with different geometric parameters