SlideShare a Scribd company logo
1 of 12
K.S.R.COLLEGE OF ENGINEERING
TIRUCHENCOGE
NAME:SUDHARSAN.V
REG NO:73152213094
CLASS:I YEAR CSE-B SEC
SUBJECT:DIGITAL PRINCIPAL AND.
COMPUTER DESIGN
PROCESSOR DESIGN
TOPIC:
PROCESSOR ORGANIZATION
Control Unit –
A control unit (CU) handles all processor control
signals. It directs all input and output flow, fetches
the code for instructions and controlling how data
moves around the system.
Arithmetic and Logic Unit (ALU) –
The arithmetic logic unit is that part of the CPU
that handles all the calculations the CPU may need,
e.g. Addition, Subtraction, Comparisons. It performs
Logical Operations, Bit Shifting Operations, and
Arithmetic Operation.
•Main Memory Unit (Registers) –
• Accumulator: Stores the results of calculations made by ALU.
• Program Counter (PC): Keeps track of the memory location of the
next instructions to be dealt with. The PC then passes this next
address to Memory Address Register (MAR).
• Memory Address Register (MAR): It stores the memory locations
of instructions that need to be fetched from memory or stored into
memory.
• Memory Data Register (MDR): It stores instructions fetched from
memory or any data that is to be transferred to, and stored in,
memory.
• Current Instruction Register (CIR): It stores the most recently
fetched instructions while it is waiting to be coded and executed.
• Instruction Buffer Register (IBR): The instruction that is not to be
executed immediately is placed in the instruction buffer register IBR.
simplified view of a processor, indicating its connection to the rest of the system via the system
bus.
•Input/Output Devices – Program or data is read into main memory from
the input device or secondary storage under the control of CPU input
instruction. Output devices are used to output the information from a
computer.
•Buses – Data is transmitted from one part of a computer to another,
connecting all major internal components to the CPU and memory, by the
means of Buses. Types:
• Data Bus: It carries data among the memory unit, the I/O devices, and
the processor.
• Address Bus: It carries the address of data (not the actual data)
between memory and processor.
• Control Bus: It carries control commands from the CPU (and status
signals from other devices) in order to control and coordinate all the
activities within the computer.
DATA PATH
• Sometimes processor organization is also called DATAPATH
To perform its micro operations directly, computer systems
often employ a number of storage registers in
• conjunction with a shared operation unit called an
arithmetic/logic unit, ALU.
• To perform a micro operation, the contents of specified
source registers are applied to the inputs of the shared
• ALU.
• The ALU performs an operation, and the result of this
operation is transferred to a destination register.
• With the ALU as a combinational circuit, the entire register
transfer operation from the source registers, through the
• ALU, and into the destination register is performed during
one clock cycle.
• The shift operations are often performed in a separate unit,
but sometimes these operations are also implemented
• within the ALU.
• The data path and the control unit are the two parts of the
processor, or CPU, of a computer.
• In addition to the registers, the datapath contains the digital
logic that implements the various microoperations.
SHIFTER
â—¦ A shift register is a group of flip-flops, wherein all flip-flops have been
inter-connected in such a manner that a binary number can be shifted both
inside or outside these flip-flops. In other words, a group of inter-
connected flip-flops, on which binary number or binary information can be
shifted both inside or outside of these flip-flops, is called shift register. A
shift register is also a storage device, wherein binary data or digital
information is stored. This device is designed in such a manner that its
stored bits can be shifted or transmitted from one flip-flop to another flip-
flop
4-BIT SHIFTER
4-BIT BARREL SHIFTER
Barrel shifter is a digital circuit that can shift a data word by a specified
number of bits without the use of any sequential logic, only pure
combinational logic, i.e. it inherently provides a binary operation. It can
however in theory also be used to implement unary operations, such as
logical shift left, in cases where limited by a fixed amount (e.g. for
address generation unit). One way to implement a barrel shifter is as a
sequence of multiplexers where the output of one multiplexer is
connected to the input of the next multiplexer in a way that depends on
the shift distance. A barrel shifter is often used to shift and rotate n-bits
in modern microprocessors,[1] typically within a single clock cycle.
REDUCED DATA PATH PRRSENTATION
• The datapath includes the registers, selection logic
for the registers, the ALU, the shifter, and three
additionalmultiplexers.
• it is important to reduce the complexity of the
datapath.
• A set of registers having common microoperations
performed on them may be organized into a
register file.
• The typical register file is a special type of fast
memory that permits one or more words to be
read and one or more
â—¦ Memory- register files, the A select, B select, and Destination select
inputs in the figure become three addresses
â—¦ the A address accesses a word to be read onto A data, the B
address accesses a second word to be read onto B
â—¦ data, and the D address accesses a word to be written into from D
data.
â—¦ All of these accesses occur in the same clock cycle. A Write input
corresponding to the Load Enable signalis also provided.
â—¦ When Load Enable signal at 1, the Write signal permits registers to
be loaded during the current clock cycle, when at 0, prevents
register loading.
• The status bits are assumed to be
meaningless when the shifter is selected,
although in a more complex system,
• shifter status bits can be designed to replace
those for the ALU whenever a shifter
microoperation is specified.
• status bit implementation depends on the
specific implementation that has been used
for the arithmetic circuit.
• Alternative implementations may not produce
the same results.

More Related Content

Similar to SUDHARSAN.V.pptx

Microprocessor
MicroprocessorMicroprocessor
Microprocessor
aaina_katyal
 

Similar to SUDHARSAN.V.pptx (20)

HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS1:002
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS1:002HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS1:002
HHCJ AMUMARA:COMPUTER STUDIES LECTURE NOTE FOR SS1:002
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 
8085 microprocessor
8085 microprocessor8085 microprocessor
8085 microprocessor
 
Computer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organizationComputer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organization
 
Overview of microcontroller and microprocessor
Overview of microcontroller and microprocessor Overview of microcontroller and microprocessor
Overview of microcontroller and microprocessor
 
Computer organisation and architecture module 1
Computer organisation and architecture module 1Computer organisation and architecture module 1
Computer organisation and architecture module 1
 
Data Manipulation
Data ManipulationData Manipulation
Data Manipulation
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 
HHCJ AMUMARA: COMPUTER STUDIES LECTURE NOTE FOR SS2-001
HHCJ AMUMARA: COMPUTER STUDIES LECTURE NOTE FOR SS2-001HHCJ AMUMARA: COMPUTER STUDIES LECTURE NOTE FOR SS2-001
HHCJ AMUMARA: COMPUTER STUDIES LECTURE NOTE FOR SS2-001
 
Bindura university of science education
Bindura university of science educationBindura university of science education
Bindura university of science education
 
introduction to embedded systems part 1
introduction to embedded systems part 1introduction to embedded systems part 1
introduction to embedded systems part 1
 
micro-1-intro.pptx
micro-1-intro.pptxmicro-1-intro.pptx
micro-1-intro.pptx
 
Unit 2.1. cpu
Unit 2.1. cpuUnit 2.1. cpu
Unit 2.1. cpu
 
Processing Devices
Processing DevicesProcessing Devices
Processing Devices
 
Unit iii
Unit iiiUnit iii
Unit iii
 
Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2
 
Bca examination 2015 csa
Bca examination 2015 csaBca examination 2015 csa
Bca examination 2015 csa
 
mod 3-1.pptx
mod 3-1.pptxmod 3-1.pptx
mod 3-1.pptx
 
Introduction of CPU.pptx
Introduction of CPU.pptxIntroduction of CPU.pptx
Introduction of CPU.pptx
 
Bca examination 2016 csa
Bca examination 2016 csaBca examination 2016 csa
Bca examination 2016 csa
 

More from MalligaarjunanN

bro_nodejs-1 front end development .pdf
bro_nodejs-1 front end development  .pdfbro_nodejs-1 front end development  .pdf
bro_nodejs-1 front end development .pdf
MalligaarjunanN
 
C programming power point presentation c ppt.pptx
C programming power point presentation c ppt.pptxC programming power point presentation c ppt.pptx
C programming power point presentation c ppt.pptx
MalligaarjunanN
 

More from MalligaarjunanN (20)

bro_nodejs-1 front end development .pdf
bro_nodejs-1 front end development  .pdfbro_nodejs-1 front end development  .pdf
bro_nodejs-1 front end development .pdf
 
Microprocessor and microcontroller record.pdf
Microprocessor and microcontroller record.pdfMicroprocessor and microcontroller record.pdf
Microprocessor and microcontroller record.pdf
 
8087 MICROPROCESSOR and diagram with definition.pdf
8087 MICROPROCESSOR and diagram with definition.pdf8087 MICROPROCESSOR and diagram with definition.pdf
8087 MICROPROCESSOR and diagram with definition.pdf
 
8089 microprocessor with diagram and analytical
8089 microprocessor with diagram and analytical8089 microprocessor with diagram and analytical
8089 microprocessor with diagram and analytical
 
English article power point presentation eng.pptx
English article power point presentation eng.pptxEnglish article power point presentation eng.pptx
English article power point presentation eng.pptx
 
Digital principle and computer design Presentation (1).pptx
Digital principle and computer design Presentation (1).pptxDigital principle and computer design Presentation (1).pptx
Digital principle and computer design Presentation (1).pptx
 
Technical English grammar and tenses.pptx
Technical English grammar and tenses.pptxTechnical English grammar and tenses.pptx
Technical English grammar and tenses.pptx
 
Polymorphism topic power point presentation li.pptx
Polymorphism topic power point presentation li.pptxPolymorphism topic power point presentation li.pptx
Polymorphism topic power point presentation li.pptx
 
Chemistry iconic bond topic chem ppt.pptx
Chemistry iconic bond topic chem ppt.pptxChemistry iconic bond topic chem ppt.pptx
Chemistry iconic bond topic chem ppt.pptx
 
C programming DOC-20230723-WA0001..pptx
C programming  DOC-20230723-WA0001..pptxC programming  DOC-20230723-WA0001..pptx
C programming DOC-20230723-WA0001..pptx
 
Chemistry fluorescent topic chemistry.pptx
Chemistry fluorescent topic  chemistry.pptxChemistry fluorescent topic  chemistry.pptx
Chemistry fluorescent topic chemistry.pptx
 
C programming power point presentation c ppt.pptx
C programming power point presentation c ppt.pptxC programming power point presentation c ppt.pptx
C programming power point presentation c ppt.pptx
 
Inheritance_Polymorphism_Overloading_overriding.pptx
Inheritance_Polymorphism_Overloading_overriding.pptxInheritance_Polymorphism_Overloading_overriding.pptx
Inheritance_Polymorphism_Overloading_overriding.pptx
 
Python programming file handling mhhk.pptx
Python programming file handling mhhk.pptxPython programming file handling mhhk.pptx
Python programming file handling mhhk.pptx
 
Computer organisation and architecture updated unit 2 COA ppt.pptx
Computer organisation and architecture updated unit 2 COA ppt.pptxComputer organisation and architecture updated unit 2 COA ppt.pptx
Computer organisation and architecture updated unit 2 COA ppt.pptx
 
Data structures trees and graphs - Heap Tree.pptx
Data structures trees and graphs - Heap Tree.pptxData structures trees and graphs - Heap Tree.pptx
Data structures trees and graphs - Heap Tree.pptx
 
Data structures trees and graphs - AVL tree.pptx
Data structures trees and graphs - AVL  tree.pptxData structures trees and graphs - AVL  tree.pptx
Data structures trees and graphs - AVL tree.pptx
 
Data structures trees - B Tree & B+Tree.pptx
Data structures trees - B Tree & B+Tree.pptxData structures trees - B Tree & B+Tree.pptx
Data structures trees - B Tree & B+Tree.pptx
 
Computer organisation and architecture .
Computer organisation and architecture .Computer organisation and architecture .
Computer organisation and architecture .
 
Python programming variables and comment
Python programming variables and commentPython programming variables and comment
Python programming variables and comment
 

Recently uploaded

Devoxx UK 2024 - Going serverless with Quarkus, GraalVM native images and AWS...
Devoxx UK 2024 - Going serverless with Quarkus, GraalVM native images and AWS...Devoxx UK 2024 - Going serverless with Quarkus, GraalVM native images and AWS...
Devoxx UK 2024 - Going serverless with Quarkus, GraalVM native images and AWS...
Bert Jan Schrijver
 
Abortion Pill Prices Tembisa [(+27832195400*)] 🏥 Women's Abortion Clinic in T...
Abortion Pill Prices Tembisa [(+27832195400*)] 🏥 Women's Abortion Clinic in T...Abortion Pill Prices Tembisa [(+27832195400*)] 🏥 Women's Abortion Clinic in T...
Abortion Pill Prices Tembisa [(+27832195400*)] 🏥 Women's Abortion Clinic in T...
Medical / Health Care (+971588192166) Mifepristone and Misoprostol tablets 200mg
 
%+27788225528 love spells in Boston Psychic Readings, Attraction spells,Bring...
%+27788225528 love spells in Boston Psychic Readings, Attraction spells,Bring...%+27788225528 love spells in Boston Psychic Readings, Attraction spells,Bring...
%+27788225528 love spells in Boston Psychic Readings, Attraction spells,Bring...
masabamasaba
 
%+27788225528 love spells in Knoxville Psychic Readings, Attraction spells,Br...
%+27788225528 love spells in Knoxville Psychic Readings, Attraction spells,Br...%+27788225528 love spells in Knoxville Psychic Readings, Attraction spells,Br...
%+27788225528 love spells in Knoxville Psychic Readings, Attraction spells,Br...
masabamasaba
 
Large-scale Logging Made Easy: Meetup at Deutsche Bank 2024
Large-scale Logging Made Easy: Meetup at Deutsche Bank 2024Large-scale Logging Made Easy: Meetup at Deutsche Bank 2024
Large-scale Logging Made Easy: Meetup at Deutsche Bank 2024
VictoriaMetrics
 

Recently uploaded (20)

%in tembisa+277-882-255-28 abortion pills for sale in tembisa
%in tembisa+277-882-255-28 abortion pills for sale in tembisa%in tembisa+277-882-255-28 abortion pills for sale in tembisa
%in tembisa+277-882-255-28 abortion pills for sale in tembisa
 
tonesoftg
tonesoftgtonesoftg
tonesoftg
 
%in kempton park+277-882-255-28 abortion pills for sale in kempton park
%in kempton park+277-882-255-28 abortion pills for sale in kempton park %in kempton park+277-882-255-28 abortion pills for sale in kempton park
%in kempton park+277-882-255-28 abortion pills for sale in kempton park
 
Announcing Codolex 2.0 from GDK Software
Announcing Codolex 2.0 from GDK SoftwareAnnouncing Codolex 2.0 from GDK Software
Announcing Codolex 2.0 from GDK Software
 
MarTech Trend 2024 Book : Marketing Technology Trends (2024 Edition) How Data...
MarTech Trend 2024 Book : Marketing Technology Trends (2024 Edition) How Data...MarTech Trend 2024 Book : Marketing Technology Trends (2024 Edition) How Data...
MarTech Trend 2024 Book : Marketing Technology Trends (2024 Edition) How Data...
 
Devoxx UK 2024 - Going serverless with Quarkus, GraalVM native images and AWS...
Devoxx UK 2024 - Going serverless with Quarkus, GraalVM native images and AWS...Devoxx UK 2024 - Going serverless with Quarkus, GraalVM native images and AWS...
Devoxx UK 2024 - Going serverless with Quarkus, GraalVM native images and AWS...
 
WSO2CON 2024 - API Management Usage at La Poste and Its Impact on Business an...
WSO2CON 2024 - API Management Usage at La Poste and Its Impact on Business an...WSO2CON 2024 - API Management Usage at La Poste and Its Impact on Business an...
WSO2CON 2024 - API Management Usage at La Poste and Its Impact on Business an...
 
WSO2CON 2024 Slides - Unlocking Value with AI
WSO2CON 2024 Slides - Unlocking Value with AIWSO2CON 2024 Slides - Unlocking Value with AI
WSO2CON 2024 Slides - Unlocking Value with AI
 
%in Bahrain+277-882-255-28 abortion pills for sale in Bahrain
%in Bahrain+277-882-255-28 abortion pills for sale in Bahrain%in Bahrain+277-882-255-28 abortion pills for sale in Bahrain
%in Bahrain+277-882-255-28 abortion pills for sale in Bahrain
 
WSO2Con2024 - From Blueprint to Brilliance: WSO2's Guide to API-First Enginee...
WSO2Con2024 - From Blueprint to Brilliance: WSO2's Guide to API-First Enginee...WSO2Con2024 - From Blueprint to Brilliance: WSO2's Guide to API-First Enginee...
WSO2Con2024 - From Blueprint to Brilliance: WSO2's Guide to API-First Enginee...
 
%in Midrand+277-882-255-28 abortion pills for sale in midrand
%in Midrand+277-882-255-28 abortion pills for sale in midrand%in Midrand+277-882-255-28 abortion pills for sale in midrand
%in Midrand+277-882-255-28 abortion pills for sale in midrand
 
WSO2CON2024 - It's time to go Platformless
WSO2CON2024 - It's time to go PlatformlessWSO2CON2024 - It's time to go Platformless
WSO2CON2024 - It's time to go Platformless
 
%in ivory park+277-882-255-28 abortion pills for sale in ivory park
%in ivory park+277-882-255-28 abortion pills for sale in ivory park %in ivory park+277-882-255-28 abortion pills for sale in ivory park
%in ivory park+277-882-255-28 abortion pills for sale in ivory park
 
Abortion Pill Prices Tembisa [(+27832195400*)] 🏥 Women's Abortion Clinic in T...
Abortion Pill Prices Tembisa [(+27832195400*)] 🏥 Women's Abortion Clinic in T...Abortion Pill Prices Tembisa [(+27832195400*)] 🏥 Women's Abortion Clinic in T...
Abortion Pill Prices Tembisa [(+27832195400*)] 🏥 Women's Abortion Clinic in T...
 
%in Benoni+277-882-255-28 abortion pills for sale in Benoni
%in Benoni+277-882-255-28 abortion pills for sale in Benoni%in Benoni+277-882-255-28 abortion pills for sale in Benoni
%in Benoni+277-882-255-28 abortion pills for sale in Benoni
 
WSO2Con2024 - WSO2's IAM Vision: Identity-Led Digital Transformation
WSO2Con2024 - WSO2's IAM Vision: Identity-Led Digital TransformationWSO2Con2024 - WSO2's IAM Vision: Identity-Led Digital Transformation
WSO2Con2024 - WSO2's IAM Vision: Identity-Led Digital Transformation
 
%+27788225528 love spells in Boston Psychic Readings, Attraction spells,Bring...
%+27788225528 love spells in Boston Psychic Readings, Attraction spells,Bring...%+27788225528 love spells in Boston Psychic Readings, Attraction spells,Bring...
%+27788225528 love spells in Boston Psychic Readings, Attraction spells,Bring...
 
%+27788225528 love spells in Knoxville Psychic Readings, Attraction spells,Br...
%+27788225528 love spells in Knoxville Psychic Readings, Attraction spells,Br...%+27788225528 love spells in Knoxville Psychic Readings, Attraction spells,Br...
%+27788225528 love spells in Knoxville Psychic Readings, Attraction spells,Br...
 
WSO2CON 2024 - Navigating API Complexity: REST, GraphQL, gRPC, Websocket, Web...
WSO2CON 2024 - Navigating API Complexity: REST, GraphQL, gRPC, Websocket, Web...WSO2CON 2024 - Navigating API Complexity: REST, GraphQL, gRPC, Websocket, Web...
WSO2CON 2024 - Navigating API Complexity: REST, GraphQL, gRPC, Websocket, Web...
 
Large-scale Logging Made Easy: Meetup at Deutsche Bank 2024
Large-scale Logging Made Easy: Meetup at Deutsche Bank 2024Large-scale Logging Made Easy: Meetup at Deutsche Bank 2024
Large-scale Logging Made Easy: Meetup at Deutsche Bank 2024
 

SUDHARSAN.V.pptx

  • 1. K.S.R.COLLEGE OF ENGINEERING TIRUCHENCOGE NAME:SUDHARSAN.V REG NO:73152213094 CLASS:I YEAR CSE-B SEC SUBJECT:DIGITAL PRINCIPAL AND. COMPUTER DESIGN PROCESSOR DESIGN TOPIC:
  • 2. PROCESSOR ORGANIZATION Control Unit – A control unit (CU) handles all processor control signals. It directs all input and output flow, fetches the code for instructions and controlling how data moves around the system. Arithmetic and Logic Unit (ALU) – The arithmetic logic unit is that part of the CPU that handles all the calculations the CPU may need, e.g. Addition, Subtraction, Comparisons. It performs Logical Operations, Bit Shifting Operations, and Arithmetic Operation.
  • 3. •Main Memory Unit (Registers) – • Accumulator: Stores the results of calculations made by ALU. • Program Counter (PC): Keeps track of the memory location of the next instructions to be dealt with. The PC then passes this next address to Memory Address Register (MAR). • Memory Address Register (MAR): It stores the memory locations of instructions that need to be fetched from memory or stored into memory. • Memory Data Register (MDR): It stores instructions fetched from memory or any data that is to be transferred to, and stored in, memory. • Current Instruction Register (CIR): It stores the most recently fetched instructions while it is waiting to be coded and executed. • Instruction Buffer Register (IBR): The instruction that is not to be executed immediately is placed in the instruction buffer register IBR.
  • 4. simplified view of a processor, indicating its connection to the rest of the system via the system bus.
  • 5. •Input/Output Devices – Program or data is read into main memory from the input device or secondary storage under the control of CPU input instruction. Output devices are used to output the information from a computer. •Buses – Data is transmitted from one part of a computer to another, connecting all major internal components to the CPU and memory, by the means of Buses. Types: • Data Bus: It carries data among the memory unit, the I/O devices, and the processor. • Address Bus: It carries the address of data (not the actual data) between memory and processor. • Control Bus: It carries control commands from the CPU (and status signals from other devices) in order to control and coordinate all the activities within the computer.
  • 6. DATA PATH • Sometimes processor organization is also called DATAPATH To perform its micro operations directly, computer systems often employ a number of storage registers in • conjunction with a shared operation unit called an arithmetic/logic unit, ALU. • To perform a micro operation, the contents of specified source registers are applied to the inputs of the shared • ALU. • The ALU performs an operation, and the result of this operation is transferred to a destination register. • With the ALU as a combinational circuit, the entire register transfer operation from the source registers, through the • ALU, and into the destination register is performed during one clock cycle. • The shift operations are often performed in a separate unit, but sometimes these operations are also implemented • within the ALU. • The data path and the control unit are the two parts of the processor, or CPU, of a computer. • In addition to the registers, the datapath contains the digital logic that implements the various microoperations.
  • 7. SHIFTER â—¦ A shift register is a group of flip-flops, wherein all flip-flops have been inter-connected in such a manner that a binary number can be shifted both inside or outside these flip-flops. In other words, a group of inter- connected flip-flops, on which binary number or binary information can be shifted both inside or outside of these flip-flops, is called shift register. A shift register is also a storage device, wherein binary data or digital information is stored. This device is designed in such a manner that its stored bits can be shifted or transmitted from one flip-flop to another flip- flop
  • 9. 4-BIT BARREL SHIFTER Barrel shifter is a digital circuit that can shift a data word by a specified number of bits without the use of any sequential logic, only pure combinational logic, i.e. it inherently provides a binary operation. It can however in theory also be used to implement unary operations, such as logical shift left, in cases where limited by a fixed amount (e.g. for address generation unit). One way to implement a barrel shifter is as a sequence of multiplexers where the output of one multiplexer is connected to the input of the next multiplexer in a way that depends on the shift distance. A barrel shifter is often used to shift and rotate n-bits in modern microprocessors,[1] typically within a single clock cycle.
  • 10. REDUCED DATA PATH PRRSENTATION • The datapath includes the registers, selection logic for the registers, the ALU, the shifter, and three additionalmultiplexers. • it is important to reduce the complexity of the datapath. • A set of registers having common microoperations performed on them may be organized into a register file. • The typical register file is a special type of fast memory that permits one or more words to be read and one or more
  • 11. â—¦ Memory- register files, the A select, B select, and Destination select inputs in the figure become three addresses â—¦ the A address accesses a word to be read onto A data, the B address accesses a second word to be read onto B â—¦ data, and the D address accesses a word to be written into from D data. â—¦ All of these accesses occur in the same clock cycle. A Write input corresponding to the Load Enable signalis also provided. â—¦ When Load Enable signal at 1, the Write signal permits registers to be loaded during the current clock cycle, when at 0, prevents register loading.
  • 12. • The status bits are assumed to be meaningless when the shifter is selected, although in a more complex system, • shifter status bits can be designed to replace those for the ALU whenever a shifter microoperation is specified. • status bit implementation depends on the specific implementation that has been used for the arithmetic circuit. • Alternative implementations may not produce the same results.