1. Develop the Boolean equation for the circuit shown below
2. Determine the output Y in Problem 1 for the input values shown below
3. Redraw the circuit in Problem 1 using only 2-input NAND gates
4.Develop the Boolean equation for the circuit shown below
5.Determine the period of a clock waveform whose frequency is:
ECET 230 help A Guide to career/Snaptutorialpinck199
For more classes visit
www.snaptutorial.com
1. Develop the Boolean equation for the circuit shown below
2. Determine the output Y in Problem 1 for the input values shown below
3. Redraw the circuit in Problem 1 using only 2-input NAND gates
4.Develop the Boolean equation for the circuit shown below
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
ECET 230 help A Guide to career/Snaptutorialpinck199
For more classes visit
www.snaptutorial.com
1. Develop the Boolean equation for the circuit shown below
2. Determine the output Y in Problem 1 for the input values shown below
3. Redraw the circuit in Problem 1 using only 2-input NAND gates
4.Develop the Boolean equation for the circuit shown below
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Verilog HDL is a hardware description language used to design and document electronic systems. Verilog HDL allows designers to design at various levels of abstraction. It is the most widely used HDL with a user community of more than 50,000 active designers.
A brief history
Verilog HDL originated at Automated Integrated Design Systems (later renamed as Gateway Design Automation) in 1985. The company was privately held at that time by Dr. Prabhu Goel, the inventor of the PODEM test generation algorithm. Verilog HDL was designed by Phil Moorby, who was later to become the Chief Designer for Verilog-XL and the first Corporate Fellow at Cadence Design Systems. Gateway Design Automation grew rapidly with the success of Verilog-XL and was finally acquired by Cadence Design Systems, San Jose, CA in 1989.
Verilog was invented as simulation language. Use of Verilog for synthesis was a complete afterthought. Rumors abound that there were merger discussions between Gateway and Synopsys in the early days, where neither gave the other much chance of success..
In the late 1980's it seemed evident that designers were going to be moving away from proprietary languages like n dot, HiLo and Verilog towards the US Depatment of Defense standard H.D.L., known as the VHSIC Hardware Description Language. VHSIC it self stands for "Very High Speen Intergrated Circuit" BTW).
Perhaps due to such market pressure, Cadence Design Systems decided to open the Verilog language to the public in 1990, and thus OVI (Open Verilog International) was born. Until that time, Verilog HDL was a proprietary language, being the property of Cadence Design Systems. When OVI was formed in 1991, a number of small companies began working on Verilog simulators, including Chronologic Simulation, Frontline Design Automation, and others. The first of these came to market in 1992, and now there are mature Verilog simulators available from many sources.
As a result, the Verilog market has grown substantially. The market for Verilog related tools in 1994 was well over $75,000,000, making it the most commercially significant hardware description language on the market.
An IEEE working group was established in 1993 under the Design Automation Sub-Committee to produce the IEEE Verilog standard 1364. Verilog became IEEE Standard 1364 in 1995.
As an international standard, the Verilog market continued to grow. In 1998 the market for Verilog simulators alone was well over $150,000,000; continuing its dominance.
The IEEE working group released a revised standard in March of 2002, known as IEEE 1364-2001. Significant publication errors marred this release, and a revised version was released in 2003, known as IEEE 1364-2001 Revision C.
ECET 230 help A Guide to career/Snaptutorialpinck243
For more classes visit
www.snaptutorial.com
1. Develop the Boolean equation for the circuit shown below
2. Determine the output Y in Problem 1 for the input values shown below
3. Redraw the circuit in Problem 1 using only 2-input NAND gates
For more classes visit
www.snaptutorial.com
Laboratory Title: Introduction to Memory Map
Submittal Date:Click here to enter a date.
Objectives:
The objective of this lab is familiarize ourselves with different factor for memory such as memory decoding
Laboratory Title: Introduction to Memory Map
Submittal Date:Click here to enter a date.
Objectives:
The objective of this lab is familiarize ourselves with different factor for memory such as memory decoding and memory mapping
Give two differences between EEPROM and Flash memory.
Ecet 330 Enthusiastic Study / snaptutorial.comStephenson033
Laboratory Title: Introduction to Memory Map
Submittal Date:Click here to enter a date.
Objectives:
The objective of this lab is familiarize ourselves with different factor for memory such as memory decoding and memory mapping
Give two differences between EEPROM and Flash memory.
Verilog HDL is a hardware description language used to design and document electronic systems. Verilog HDL allows designers to design at various levels of abstraction. It is the most widely used HDL with a user community of more than 50,000 active designers.
A brief history
Verilog HDL originated at Automated Integrated Design Systems (later renamed as Gateway Design Automation) in 1985. The company was privately held at that time by Dr. Prabhu Goel, the inventor of the PODEM test generation algorithm. Verilog HDL was designed by Phil Moorby, who was later to become the Chief Designer for Verilog-XL and the first Corporate Fellow at Cadence Design Systems. Gateway Design Automation grew rapidly with the success of Verilog-XL and was finally acquired by Cadence Design Systems, San Jose, CA in 1989.
Verilog was invented as simulation language. Use of Verilog for synthesis was a complete afterthought. Rumors abound that there were merger discussions between Gateway and Synopsys in the early days, where neither gave the other much chance of success..
In the late 1980's it seemed evident that designers were going to be moving away from proprietary languages like n dot, HiLo and Verilog towards the US Depatment of Defense standard H.D.L., known as the VHSIC Hardware Description Language. VHSIC it self stands for "Very High Speen Intergrated Circuit" BTW).
Perhaps due to such market pressure, Cadence Design Systems decided to open the Verilog language to the public in 1990, and thus OVI (Open Verilog International) was born. Until that time, Verilog HDL was a proprietary language, being the property of Cadence Design Systems. When OVI was formed in 1991, a number of small companies began working on Verilog simulators, including Chronologic Simulation, Frontline Design Automation, and others. The first of these came to market in 1992, and now there are mature Verilog simulators available from many sources.
As a result, the Verilog market has grown substantially. The market for Verilog related tools in 1994 was well over $75,000,000, making it the most commercially significant hardware description language on the market.
An IEEE working group was established in 1993 under the Design Automation Sub-Committee to produce the IEEE Verilog standard 1364. Verilog became IEEE Standard 1364 in 1995.
As an international standard, the Verilog market continued to grow. In 1998 the market for Verilog simulators alone was well over $150,000,000; continuing its dominance.
The IEEE working group released a revised standard in March of 2002, known as IEEE 1364-2001. Significant publication errors marred this release, and a revised version was released in 2003, known as IEEE 1364-2001 Revision C.
ECET 230 help A Guide to career/Snaptutorialpinck243
For more classes visit
www.snaptutorial.com
1. Develop the Boolean equation for the circuit shown below
2. Determine the output Y in Problem 1 for the input values shown below
3. Redraw the circuit in Problem 1 using only 2-input NAND gates
For more classes visit
www.snaptutorial.com
Laboratory Title: Introduction to Memory Map
Submittal Date:Click here to enter a date.
Objectives:
The objective of this lab is familiarize ourselves with different factor for memory such as memory decoding
Laboratory Title: Introduction to Memory Map
Submittal Date:Click here to enter a date.
Objectives:
The objective of this lab is familiarize ourselves with different factor for memory such as memory decoding and memory mapping
Give two differences between EEPROM and Flash memory.
Ecet 330 Enthusiastic Study / snaptutorial.comStephenson033
Laboratory Title: Introduction to Memory Map
Submittal Date:Click here to enter a date.
Objectives:
The objective of this lab is familiarize ourselves with different factor for memory such as memory decoding and memory mapping
Give two differences between EEPROM and Flash memory.
For more classes visit
www.snaptutorial.com
1. Does a typical computer have any analog outputs? If so, what are they?
2. List three advantages of digital signal representation as compared to their analog representation.
3. Convert 126 x 10+2 to scientific and engineering notations.
4. Make the following conversions:
a. Convert 0.34 seconds to milliseconds.
For more classes visit
www.snaptutorial.com
Please check all Included Assignment Details below
GSP 215 Week 1 Homework Command Line in Windows and Linux
For more classes visit
www.snaptutorial.com
Please check all Included Assignment Details below
GSP 215 Week 1 Homework Command Line in Windows and Linux
GSP 215 Week 2 iLab Binary Representation of Information
GSP 215 Week 2 Homework Representing and Manipulating Information
For more classes visit
www.snaptutorial.com
Please check all Included Assignment Details below
GSP 215 Week 1 Homework Command Line in Windows and Linux
GSP 215 Week 2 iLab Binary Representation of Information
Gsp 215 Enthusiastic Study / snaptutorial.comStephenson101
Please check all Included Assignment Details below
GSP 215 Week 1 Homework Command Line in Windows and Linux
GSP 215 Week 2 iLab Binary Representation of Information
GSP 215 Week 2 Homework Representing and Manipulating Information
GSP 215 Week 3 Homework Representing and Manipulating Information
GSP 215 Week 3 iLab Machine-Level Representation of Programs
Please check all Included Assignment Details below
GSP 215 Week 1 Homework Command Line in Windows and Linux
GSP 215 Week 2 iLab Binary Representation of Information
GSP 215 Week 2 Homework Representing and Manipulating Information
GSP 215 Week 3 Homework Representing and Manipulating Information
For more classes visit
www.snaptutorial.com
Please check all Included Assignment Details below
GSP 215 Week 1 Homework Command Line in Windows and Linux
GSP 215 Week 2 iLab Binary Representation of Information
For more classes visit
www.snaptutorial.com
Please check all Included Assignment Details below
GSP 215 Week 1 Homework Command Line in Windows and Linux
GSP 215 Effective Communication - tutorialrank.comBartholomew35
For more course tutorials visit
www.tutorialrank.com
Week 1 HomeworkCommand Line in Windows and Linux
• Using Google, research what kernel operating systems have been used in the video gaming industry. Describe the architecture and details regarding its advantages or disadvantages (i.e, consider Windows, Linux, based, etc.). A minimum of two paragraphs of research information is required, along with your own interpretation of the content.
Introduction to AI for Nonprofits with Tapp NetworkTechSoup
Dive into the world of AI! Experts Jon Hill and Tareq Monaur will guide you through AI's role in enhancing nonprofit websites and basic marketing strategies, making it easy to understand and apply.
Macroeconomics- Movie Location
This will be used as part of your Personal Professional Portfolio once graded.
Objective:
Prepare a presentation or a paper using research, basic comparative analysis, data organization and application of economic information. You will make an informed assessment of an economic climate outside of the United States to accomplish an entertainment industry objective.
Read| The latest issue of The Challenger is here! We are thrilled to announce that our school paper has qualified for the NATIONAL SCHOOLS PRESS CONFERENCE (NSPC) 2024. Thank you for your unwavering support and trust. Dive into the stories that made us stand out!
The French Revolution, which began in 1789, was a period of radical social and political upheaval in France. It marked the decline of absolute monarchies, the rise of secular and democratic republics, and the eventual rise of Napoleon Bonaparte. This revolutionary period is crucial in understanding the transition from feudalism to modernity in Europe.
For more information, visit-www.vavaclasses.com
How to Make a Field invisible in Odoo 17Celine George
It is possible to hide or invisible some fields in odoo. Commonly using “invisible” attribute in the field definition to invisible the fields. This slide will show how to make a field invisible in odoo 17.
Unit 8 - Information and Communication Technology (Paper I).pdfThiyagu K
This slides describes the basic concepts of ICT, basics of Email, Emerging Technology and Digital Initiatives in Education. This presentations aligns with the UGC Paper I syllabus.
Embracing GenAI - A Strategic ImperativePeter Windle
Artificial Intelligence (AI) technologies such as Generative AI, Image Generators and Large Language Models have had a dramatic impact on teaching, learning and assessment over the past 18 months. The most immediate threat AI posed was to Academic Integrity with Higher Education Institutes (HEIs) focusing their efforts on combating the use of GenAI in assessment. Guidelines were developed for staff and students, policies put in place too. Innovative educators have forged paths in the use of Generative AI for teaching, learning and assessments leading to pockets of transformation springing up across HEIs, often with little or no top-down guidance, support or direction.
This Gasta posits a strategic approach to integrating AI into HEIs to prepare staff, students and the curriculum for an evolving world and workplace. We will highlight the advantages of working with these technologies beyond the realm of teaching, learning and assessment by considering prompt engineering skills, industry impact, curriculum changes, and the need for staff upskilling. In contrast, not engaging strategically with Generative AI poses risks, including falling behind peers, missed opportunities and failing to ensure our graduates remain employable. The rapid evolution of AI technologies necessitates a proactive and strategic approach if we are to remain relevant.
Synthetic Fiber Construction in lab .pptxPavel ( NSTU)
Synthetic fiber production is a fascinating and complex field that blends chemistry, engineering, and environmental science. By understanding these aspects, students can gain a comprehensive view of synthetic fiber production, its impact on society and the environment, and the potential for future innovations. Synthetic fibers play a crucial role in modern society, impacting various aspects of daily life, industry, and the environment. ynthetic fibers are integral to modern life, offering a range of benefits from cost-effectiveness and versatility to innovative applications and performance characteristics. While they pose environmental challenges, ongoing research and development aim to create more sustainable and eco-friendly alternatives. Understanding the importance of synthetic fibers helps in appreciating their role in the economy, industry, and daily life, while also emphasizing the need for sustainable practices and innovation.
June 3, 2024 Anti-Semitism Letter Sent to MIT President Kornbluth and MIT Cor...Levi Shapiro
Letter from the Congress of the United States regarding Anti-Semitism sent June 3rd to MIT President Sally Kornbluth, MIT Corp Chair, Mark Gorenberg
Dear Dr. Kornbluth and Mr. Gorenberg,
The US House of Representatives is deeply concerned by ongoing and pervasive acts of antisemitic
harassment and intimidation at the Massachusetts Institute of Technology (MIT). Failing to act decisively to ensure a safe learning environment for all students would be a grave dereliction of your responsibilities as President of MIT and Chair of the MIT Corporation.
This Congress will not stand idly by and allow an environment hostile to Jewish students to persist. The House believes that your institution is in violation of Title VI of the Civil Rights Act, and the inability or
unwillingness to rectify this violation through action requires accountability.
Postsecondary education is a unique opportunity for students to learn and have their ideas and beliefs challenged. However, universities receiving hundreds of millions of federal funds annually have denied
students that opportunity and have been hijacked to become venues for the promotion of terrorism, antisemitic harassment and intimidation, unlawful encampments, and in some cases, assaults and riots.
The House of Representatives will not countenance the use of federal funds to indoctrinate students into hateful, antisemitic, anti-American supporters of terrorism. Investigations into campus antisemitism by the Committee on Education and the Workforce and the Committee on Ways and Means have been expanded into a Congress-wide probe across all relevant jurisdictions to address this national crisis. The undersigned Committees will conduct oversight into the use of federal funds at MIT and its learning environment under authorities granted to each Committee.
• The Committee on Education and the Workforce has been investigating your institution since December 7, 2023. The Committee has broad jurisdiction over postsecondary education, including its compliance with Title VI of the Civil Rights Act, campus safety concerns over disruptions to the learning environment, and the awarding of federal student aid under the Higher Education Act.
• The Committee on Oversight and Accountability is investigating the sources of funding and other support flowing to groups espousing pro-Hamas propaganda and engaged in antisemitic harassment and intimidation of students. The Committee on Oversight and Accountability is the principal oversight committee of the US House of Representatives and has broad authority to investigate “any matter” at “any time” under House Rule X.
• The Committee on Ways and Means has been investigating several universities since November 15, 2023, when the Committee held a hearing entitled From Ivory Towers to Dark Corners: Investigating the Nexus Between Antisemitism, Tax-Exempt Universities, and Terror Financing. The Committee followed the hearing with letters to those institutions on January 10, 202
A Strategic Approach: GenAI in EducationPeter Windle
Artificial Intelligence (AI) technologies such as Generative AI, Image Generators and Large Language Models have had a dramatic impact on teaching, learning and assessment over the past 18 months. The most immediate threat AI posed was to Academic Integrity with Higher Education Institutes (HEIs) focusing their efforts on combating the use of GenAI in assessment. Guidelines were developed for staff and students, policies put in place too. Innovative educators have forged paths in the use of Generative AI for teaching, learning and assessments leading to pockets of transformation springing up across HEIs, often with little or no top-down guidance, support or direction.
This Gasta posits a strategic approach to integrating AI into HEIs to prepare staff, students and the curriculum for an evolving world and workplace. We will highlight the advantages of working with these technologies beyond the realm of teaching, learning and assessment by considering prompt engineering skills, industry impact, curriculum changes, and the need for staff upskilling. In contrast, not engaging strategically with Generative AI poses risks, including falling behind peers, missed opportunities and failing to ensure our graduates remain employable. The rapid evolution of AI technologies necessitates a proactive and strategic approach if we are to remain relevant.
The Roman Empire A Historical Colossus.pdfkaushalkr1407
The Roman Empire, a vast and enduring power, stands as one of history's most remarkable civilizations, leaving an indelible imprint on the world. It emerged from the Roman Republic, transitioning into an imperial powerhouse under the leadership of Augustus Caesar in 27 BCE. This transformation marked the beginning of an era defined by unprecedented territorial expansion, architectural marvels, and profound cultural influence.
The empire's roots lie in the city of Rome, founded, according to legend, by Romulus in 753 BCE. Over centuries, Rome evolved from a small settlement to a formidable republic, characterized by a complex political system with elected officials and checks on power. However, internal strife, class conflicts, and military ambitions paved the way for the end of the Republic. Julius Caesar’s dictatorship and subsequent assassination in 44 BCE created a power vacuum, leading to a civil war. Octavian, later Augustus, emerged victorious, heralding the Roman Empire’s birth.
Under Augustus, the empire experienced the Pax Romana, a 200-year period of relative peace and stability. Augustus reformed the military, established efficient administrative systems, and initiated grand construction projects. The empire's borders expanded, encompassing territories from Britain to Egypt and from Spain to the Euphrates. Roman legions, renowned for their discipline and engineering prowess, secured and maintained these vast territories, building roads, fortifications, and cities that facilitated control and integration.
The Roman Empire’s society was hierarchical, with a rigid class system. At the top were the patricians, wealthy elites who held significant political power. Below them were the plebeians, free citizens with limited political influence, and the vast numbers of slaves who formed the backbone of the economy. The family unit was central, governed by the paterfamilias, the male head who held absolute authority.
Culturally, the Romans were eclectic, absorbing and adapting elements from the civilizations they encountered, particularly the Greeks. Roman art, literature, and philosophy reflected this synthesis, creating a rich cultural tapestry. Latin, the Roman language, became the lingua franca of the Western world, influencing numerous modern languages.
Roman architecture and engineering achievements were monumental. They perfected the arch, vault, and dome, constructing enduring structures like the Colosseum, Pantheon, and aqueducts. These engineering marvels not only showcased Roman ingenuity but also served practical purposes, from public entertainment to water supply.
Instructions for Submissions thorugh G- Classroom.pptxJheel Barad
This presentation provides a briefing on how to upload submissions and documents in Google Classroom. It was prepared as part of an orientation for new Sainik School in-service teacher trainees. As a training officer, my goal is to ensure that you are comfortable and proficient with this essential tool for managing assignments and fostering student engagement.
1. ECET 230 Week 1 Homework
For more classes visit
www.snaptutorial.com
1. Develop the Boolean equation for the circuit shown below
2. Determine the output Y in Problem 1 for the input values shown
below
3. Redraw the circuit in Problem 1 using only 2-input NAND gates
4.Develop the Boolean equation for the circuit shown below
5.Determine the period of a clock waveform whose frequency is:
6.Write the VHDL text file (Entity and Architecture) for a 2-input
NAND gate.
7. Write the VHDL text file for a 3-input NOR gate.
8.Write the VHDL text file for the circuit shown below
9.Develop the look-up-table (LUT) for the circuit shown in Problem 8.
10. Develop the look-up table for the Boolean equation:
********************************************************
2. ECET 230 Week 1 iLab Introduction to Quartus
II, VHDL, and the FPGA Board
For more classes visit
www.snaptutorial.com
Objectives:
1.Learn How to write basic logic circuits using VHDL.
2.Using Quartus II compile and simulate the text file and then analyze
the simulation for proper operation.
3.Learn how to assign pins and then how to download the program to the
eSOC II board.
4. Verify that the eSOC II board behaves correctly when the output is
what is expected depending on the input configuration.
Using the results of the compilation for the Design Project, what percent
of the FPGA is used to implement the design.
In the compilation process, what is the difference between an error and a
warning?
Use the zoom tool to measure the propagation delays, tPHL and tPLH,
for the FPGA implementing the Design Project (the times between an
input change of state and the subsequent output change of state in
3. response). The zoom tool is used by expanding the time scale, right
clicking on one signal and selecting “Insert Time Bar.”
What is “JTAG” and why is it used? Be sure to cite your sources.
********************************************************
ECET 230 Week 2 Homework
For more classes visit
www.snaptutorial.com
1. When a HIGH is on the output of the decoding circuit below, what is
the binary code appearing on the inputs?
2. Write the Boolean equations for each of the following codes if an
active-LOW decoder output is required:
3. Write the VHDL text file for a 3-to-8 decoder.
4. A 7-segment decoder/driver drives the display below. Using the
waveforms shown, determine the sequence of digits that appear on the
display.
5. Construct a truth table for an active-LOW output BCD (1-of-10)
decoder
4. 6. Derive the truth table for the Y output in the diagram below.
7. Derive the Boolean equation for the Y output in Problem
8.For the multiplexer shown below, determine the output for the
following input state:
9. Determine the function of the circuit shown below.
10. Write the VHDL text file for the circuit shown in Problem 9
********************************************************
ECET 230 Week 2 iLab Decoders and
Multiplexers
For more classes visit
www.snaptutorial.com
Objectives: Discover the operation of 7-segment displays, BCD-to-7-
semgment decoders, multiplexers and demultiplexers. Demonstrate the
simulation of a discrete DEMUX and decode operation with discrete
components. Construct a discrete circuit with these components. Use
VHDL to emulate this circuit within an FPGA.
5. Why are the 330 Ω resistors required for the discrete logic circuit, but
not for the MultiSim simulated circuit or the eSOC III circuit?
Create a partial truth table showing the requirements for a seven-
segment decoder to output a hexadecimal digit. This requires four input
bits and six output states, A – F. For each output state, show the
segments a-g. The output states for the inputs 0 – 9 are the same as for
the 74LS47 (see focus.ti.com). Use capital letters A, C, E, F and lower
case for b and d.
Why is the seven-segment display driven with an active-LOW signal
using discrete logic and an active-HIGH with the eSOC board?
********************************************************
ECET 230 Week 3 Homework
For more classes visit
www.snaptutorial.com
1.Determine the decimal value of each of the following unsigned binary
numbers:
6. 2.Determine the decimal value of each of the following signed binary
number displayed in the 2’s complement form:
3. Determine the outputs (Cout, Sout) of a full-adder for each of the
following inputs:
4.The circuit below is an attempt to build a half-adder. Will the Cout and
Sout function properly? Demonstrate your rationale.
5.Determine the outputs for the circuit shown below. Assume that C0 =
0 for all cases.
6.Write the VHDL text for the 2-bit magnitude comparator shown
below.
7.Write the VHDL text file for a 2-bit full-adder using BIT types.
8.Write the VHDL text file for a 2-bit full-adder using INTEGER types.
9.Develop the VHDL text file for a 4 state, 8-bit arithmetic and logic
unit (ALU). The ALU inputs 2 8-bit numbers (A and B) and output an 8-
bit result (Y) as shown in the table. (2 points).
********************************************************
ECET 230 Week 3 iLab Flip-Flops in VHDL
For more classes visit
www.snaptutorial.com
7. Objectives: Simulate an edge-triggered D flip-flop. Test a 74LS74 D
flip-flop and compare against predictions. Describe and simulate edge-
triggered D and J-K flip-flops with VHDL. Test a 74LS112 J-K flip-
flop and compare against predictions.
1. Why is the condition when both and are LOW considered illegal?
2. How does the value you measured for tsetup compare with value
specified in the 74LS74 data sheet? You may need to go on-line to find
this value.
3. Why were the LEDs removed before making the propagation delay
measurements?
4. Modify the VHDL Architecture for the 74LS112 J-K flip-flop so that
the preset (PRE) is synchronous instead of asynchronous. The clear
(CLR) remains asynchronous.
********************************************************
ECET 230 Week 4 Homework
8. For more classes visit
www.snaptutorial.com
1. Sketch the Q output for the waveforms shown below applied to an
active-LOW S-R latch. Assume that Q starts LOW.
2. Sketch the Q output for the waveforms shown. Assume that Q starts
LOW.
3. Sketch the Q output for the circuit shown below. Assume that Q starts
LOW.
4. Sketch the Q output for the circuit shown below. Assume that Q starts
LOW.
5. Sketch the Q output for the circuit shown below. Assume that Q starts
LOW.
6. Sketch the Q output for the circuit shown below. Assume that Q starts
LOW.
7. Sketch the Q output for the circuit shown below. Assume that Q starts
LOW.
8. Using Quartus II, or an equivalent VHDL entry program, model the D
flip-flop shown below. Attach the simulation file.
9. Using Quartus II, or an equivalent VHDL entry program, model the J-
K flip-flop shown below. Attach the simulation file.
********************************************************
9. ECET 230 Week 4 iLab Introduction to Flip-
Flops
For more classes visit
www.snaptutorial.com
Objectives: Simulate an edge-triggered D flip-flop. Test a 74LS74 D
flip-flop and compare against predictions. Describe and simulate edge-
triggered D and J-K flip-flops with VHDL. Test a 74LS112 J-K flip-
flop and compare against predictions.
1. Why is the condition when both and are LOW considered illegal?
2. How does the value you measured for tsetup compare with value
specified in the 74LS74 data sheet? You may need to go on-line to find
this value.
3. Why were the LEDs removed before making the propagation delay
measurements?
10. 4. Modify the VHDL Architecture for the 74LS112 J-K flip-flop so that
the preset (PRE) is synchronous instead of asynchronous. The clear
(CLR) remains asynchronous.
********************************************************
ECET 230 Week 5 Homework
For more classes visit
www.snaptutorial.com
1.Using Quartus II, or an equivalent VHDL entry program, develop the
text file and simulation for the circuit below. Attach the .vhd and
simulation files.
2.What is the output frequency of Q1 in the circuit shown below?
3.A synchronous binary counter is used to divide a 1 MHz input
frequency to 3.90625 kHz. What is the MOD number of the counter and
how many flip-flops are required?
4. If the MOD-8 binary counter is driven by a 10 MHz input clock with
a 5% duty cycle, what is the output frequency and duty cycle of the final
stage?
11. 5.Determine the output frequency for the cascaded counter configuration
shown below.
6.Determine the count sequence for the counter shown below.
7. Write the VHDL text file for a MOD-1024 counter using INTEGER
types
8.Develop the state diagram for a MOD-5 counter with the following
count sequence:
000, 001, 010, 110, 111, 000, etc. All undefined states must return to
000.
********************************************************
ECET 230 Week 5 iLab Design of Synchronous
Counters
For more classes visit
www.snaptutorial.com
Objectives:
1.To understand the how to design sequential counters using a VHDL
logic design file.
12. 2.To design a basic synchronous up binary counter using the VHDL
Integer type.
3.To be able to use IF…THEN…ELSE statements in the design of non-
binary counters.
4.To design a Gray code counter in a VHDL file and program the eSOC
II board.
Use the simulation run to find the delay time from clock edge to QOUT0
for the up-down counter.
Why is the delay time from the clock edge to any stage of the counter
(QOUT0, QOUT1, ... , QOUT7) the same?
Based on Questions 1 and 2, what is the maximum operating frequency
for this counter?
********************************************************
ECET 230 Week 6 Homework
For more classes visit
www.snaptutorial.com
13. 1.The group of bits 10110101 is serially shifted (right-most bit first) into
an 8-bit shift register with an initial state of 11100100. After two clock
pulses, the register contains:
(a) 01011110 (b) 10110101 (c) 01111001 (d) 00101101
2. With a 100 kHz clock frequency, eight bits can be serially entered into
a shift register in:
(a) 80 ms (b) 8 ms (c) 80 ms (d) 10 ms
3. For a 10-bit serial-in/serial-out shift register, determine Data out for
the Data in and clock waveforms shown below. Assume that the register
is initially cleared.
4. Using Quartus II, or an equivalent VHDL entry program, develop the
text file and simulation for the shift register specified in Problem 3.
Verify the timing diagram shown in Problem 3. Attach the .vhd and
simulation files.
5.Using Quartus II, or an equivalent VHDL entry program, develop the
text file and simulation for the 74LS194A universal, bi-directional shift
register. Attach the .vhd and simulation files.
6.In your own words, explain the purpose of concatenation in a VHDL
signal assignment.
14. 7. Develop the state diagram for a MOD-4 counter with an even number
count sequence: 000, 010, 100, 110, 000, etc. All undefined states must
return to 000.
********************************************************
ECET 230 Week 6 iLab Design of a Simple State
Machine
For more classes visit
www.snaptutorial.com
Objectives:
Deisgn a simple state machine.
In Figure 6.3, what is the purpose for the arrows going from S1 to S0
and from S4 to S3? Why are these needed?
What are the advantages of using state variables instead of a series of
IF…THEN…ELSE statement?
Give an example of a finite state machine that can be easily development
using state diagrams and state variables?
15. Do some research and determine when the state variable method of
design was developed. Be sure to properly cite your sources.
********************************************************
ECET 230 Week 7 Homework
For more classes visit
www.snaptutorial.com
1. Is the state machine below a Moore machine or a Mealy machine?
Explain your rationale.
3. Using the state diagram in Figure 10.44 on page 663 of the Dueck
textbook, briefly explain the operation of the circuit shown.
4.Create the VHDL text file for the state machine described in Problem
3.
5. Create the Quartus II simulation for the state machine shown in
Problem 3.
6. Using the state diagram in Figure 10.46 on page 665 of the Dueck
textbook, how many state variables are required to implement this state
machine? Why?
7. List the unused states for Problem 6?
16. 8. Create the VHDL text file for the state machine described in Problem
6.
9. Why do we need to specify unused states in the text file in Problem 8?
10. Create the Quartus II simulation for the state machine shown in
Problem 6.
********************************************************
ECET 230 Week 7 iLab Traffic Light Design
Program
For more classes visit
www.snaptutorial.com
This lab will take a simple three light, two-way intersection as in figure
1.0 and create a working program for it. Based on the timing chart 2.0, I
will create a VHDL file and run a simulation to achieve a basic formula
for how the intersection will work. Then using the eSOC board, I will
create a visual simulation with the exception that I will be controlling
the timing of the light.
ANSWERS TO QUESTIONS
17. In Figure 6.3, what is the purpose for the arrows going from S1 to S0
and from S4 to S3? Why are these needed?
What are the advantages of using state variables instead of a series of
IF…THEN…ELSE statement?
Give an example of a finite state machine that can be easily development
using state diagrams and state variables?
Do some research and determine when the state variable method of
design was developed. Be sure to properly cite your sources.
********************************************************