The document describes a method for emulating a target binary compiled for a different toolchain on an existing platform using an instruction set simulator or architectural simulator. The target binary is translated to equivalent instructions for the existing platform's instruction set using an instruction set simulator or run on a functional simulator with a memory hierarchy and timing model to emulate the target architecture on a mature platform. This allows testing and development for a target architecture to occur on available hardware.