SlideShare a Scribd company logo
Application Note
8-bit SISO, SIPO, PISO, PIPO
Shift Registers
AN-CM-303
Abstract
This application note shows how to implement various 8-bit shift registers within the GreenPAK IC.
Serial in serial out, Serial in parallel out, Parallel in serial out, and Parallel in parallel out shift
registers have been designed in the examples.
The application note comes complete with a design file which can be found in the Reference section.
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 2 of 14 © 2020 Dialog Semiconductor
Contents
Abstract ................................................................................................................................................ 1
Contents ............................................................................................................................................... 2
Figures.................................................................................................................................................. 2
Tables ................................................................................................................................................... 2
1 Terms and Definitions................................................................................................................... 3
2 References ..................................................................................................................................... 3
3 Introduction.................................................................................................................................... 4
4 SISO Shift Register ....................................................................................................................... 4
5 SIPO Shift Register ....................................................................................................................... 5
6 PISO Shift Register ....................................................................................................................... 8
7 PIPO Shift Register ..................................................................................................................... 10
8 GreenPAK Cost Advantage........................................................................................................ 12
9 Conclusions................................................................................................................................. 12
Revision History ................................................................................................................................ 13
Figures
Figure 1: 8-bit Serial In Serial Out Shift Register .................................................................................. 4
Figure 2: Timing Diagram of 8-bit Serial In Serial Out Shift Register.................................................... 5
Figure 3: 8-bit Serial In Parallel Out Shift Register ............................................................................... 6
Figure 4: Timing Diagram of 8-bit Serial In Parallel Out Shift Register................................................. 7
Figure 5: 8-bit Parallel In Serial Out Shift Register ............................................................................... 8
Figure 6: Timing Diagram of 8-bit Parallel In Serial Out Shift Register................................................. 9
Figure 7: 8-bit Parallel In Parallel Out Shift Register........................................................................... 10
Figure 8: Timing Diagram of 8-bit Parallel In Parallel Out Shift Register ............................................ 11
Tables
Table 1: Comparison of Other ICs Available in Market....................................................................... 12
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 3 of 14 © 2020 Dialog Semiconductor
1 Terms and Definitions
DFF D-Flipflop
GPIO General purpose input/output
PIPO Parallel in parallel out
PISO Parallel in serial out
SIPO Serial in parallel out
SISO Serial in serial out
2 References
For related documents and software, please visit:
https://www.dialog-semiconductor.com/configurable-mixed-signal.
Download our free GreenPAK™ Designer software [1] to open the .gp files [2] and view the proposed
circuit design. Use the GreenPAK development tools [3] to freeze the design into your own
customized IC in a matter of minutes. Dialog Semiconductor provides a complete library of
application notes [4] featuring design examples as well as explanations of features and blocks within
the Dialog IC.
[1] GreenPAK Designer Software, Software Download and User Guide, Dialog Semiconductor
[2] AN-CM-303, 8-bit SISO, SIPO, PISO, PIPO Shift Registers.gp, GreenPAK Design File, Dialog
Semiconductor
[3] GreenPAK Development Tools, GreenPAK Development Tools Webpage, Dialog
Semiconductor
[4] GreenPAK Application Notes, GreenPAK Application Notes Webpage, Dialog Semiconductor
[5] SLG46533, Datasheet, Dialog Semiconductor
Author: Priyatham Rao Valipe
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 4 of 14 © 2020 Dialog Semiconductor
3 Introduction
Registers are sequential circuits made with flipflops to store and transfer binary information. Shift
registers are primarily made with D flipflops in a daisy chain structure. These flipflops can each store
one bit of binary information, all of which are controlled by a shared input clock. DFF's can read and
store the value of the input signal at every rising edge of the clock. This property of the DFF can be
used to build various registers. Different forms of registers like SISO, SIPO, PISO, PIPO are
differentiated by the way data is loaded and retrieved.
The implementation shown in this application note consists of 8-bit shift registers which are designed
with GreenPAK SLG46533 IC [5]. The number of bits in a shift register corresponds to the number of
flipflops present; in this design eight DFFs are used.
4 SISO Shift Register
SISO is one of the most basic forms of the shift registers. The data is loaded serially and retrieved
serially. The output of the first DFF is fed into the input of the next DFF at each clock cycle,
eventually reaching the last DFF / Output. This Shift register output is delayed from the input. The
shift register shifts, or streams, one-bit data per clock cycle.
Figure 1: 8-bit Serial In Serial Out Shift Register
As shown in the design above, DFF3 is fed with the input data bits serially and the output is taken
from DFF10 serially. All the DFFs share the same clock. nReset is set high to ensure that all DFF's
are enabled for normal operation.
The timing diagram shown below has clock and input data stream as first and second waveforms.
The rest of the waveforms show how the output of each DFF shifts serially. If we consider the first 8
input bits which are 10011010, we can clearly observe that these 8 bits appear one after another by
the 8th rising edge clock at the output of DFF10
One of the main applications of the SISO register is to act as a delay element. The delay can be
controlled by the number of stages in the register and the frequency of the clock. In the design below
the clock is at 1kHz, so the delay that is observed is 7 ms.
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 5 of 14 © 2020 Dialog Semiconductor
Figure 2: Timing Diagram of 8-bit Serial In Serial Out Shift Register
5 SIPO Shift Register
In this type of shift register, the data is sent serially and retrieved in parallel. All the DFF's are clocked
by the same clock and nReset is used to ensure that all the DFF's are enabled for normal operation.
The data is fed serially into DFF3. All the parallel outputs are from the outputs of the DFF that are
present in the shift register. The output of each intermediate DFF is fed as input to the next DFF. All
8 input serial bits will be available at the parallel outputs after 8 rising edges of the clock.
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 6 of 14 © 2020 Dialog Semiconductor
Figure 3: 8-bit Serial In Parallel Out Shift Register
The timing diagram of the SIPO shift register is shown in Fig 4. It has a clock and Serial Data-in as
the first two waveforms, and all other waveforms are the outputs of the DFF's. It can be observed that
after the 8th rising edge of the clock, the entire input data bits are visible at the output of each DFF.
The first bit which is transmitted serially is observed at the last DFF's output. The main application of
the SIPO shift register is data conversion in many digital applications. Sometimes the SIPO shift
register is connected to the output of a microprocessor when more GPIO pins are required. In the
above design, the clock frequency is 1 kHz and the time taken to convert the 8 serial bits to parallel
bits is 8 ms.
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 7 of 14 © 2020 Dialog Semiconductor
The correspondence between input to output is shown below:
D0_out-0
D1_out-1
D2_out-0
D3_out-1
Serial Input 1 0 0 1 1 0 1 0 Parallel Output
D4_out-1
D5_out-0
D6_out-0
D7_out-1
Figure 4: Timing Diagram of 8-bit Serial In Parallel Out Shift Register
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 8 of 14 © 2020 Dialog Semiconductor
6 PISO Shift Register
The PISO shift register is the converse of the SIPO shift register. The inputs are presented
simultaneously in parallel, and the output is retrieved serially. The data is taken out one bit per clock
cycle. The main point to note in this shift register is that a clock is not required to load the data in the
shift register, whereas a clock is required to unload the data.
Similar to the other shift registers, all the DFF's are clocked by the same clock and have the nReset
set high for normal operation. 2-bit lookup tables provided in the IC are used as OR gates to provide
parallel input to the DFF's as well as transmit the output of one DFF as the input to the next DFF. The
output is retrieved serially from the output of DFF10.
Figure 5: 8-bit Parallel In Serial Out Shift Register
This type of shift register is typically used for data conversion from parallel to serial. All the parallel
bits with the data are serially transmitted to the single input of a microprocessor which helps in using
fewer input pins of the microprocessor.
The timing diagram shown in Fig. 6 depicts the clock and all parallel inputs, highlighted between two
vertical orange lines. The last waveform is the serial data out which shows how all the parallel inputs
are converted into a serial bitstream.
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 9 of 14 © 2020 Dialog Semiconductor
The way how inputs correspond to output is shown below.
D0_in-1
D1_in-0
D2_in-1
Parallel Input D3_in-1 Serial Output 1 0 1 0 1 1 0 1
D4_in-0
D5_in-1
D6_in-0
D7_in-1
Figure 6: Timing Diagram of 8-bit Parallel In Serial Out Shift Register
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 10 of 14 © 2020 Dialog Semiconductor
7 PIPO Shift Register
This shift register is the converse of the SISO shift register. The input data is given and retrieved in
parallel. The output changes with respect to the input within the same clock cycle. Similar to the
PISO shift register, a clock is not required to load data into the flipflops, but to latch and transfer out.
Hence a PIPO shift register can be used as a temporary storage device, though in practice other
GreenPAK capabilities are often included within the design. Whenever new data output is required, a
rising edge clock presents the DFF content to the output. One note about this shift register is that
there is no connection between individual DFFs. Similar to other shift registers, the same clock and
nReset are applied to all the DFF's.
Figure 7: 8-bit Parallel In Parallel Out Shift Register
The timing diagram of the PIPO shift register is shown in Fig. 8. As all the inputs and outputs are
loaded and unloaded separately, it results in a large number of waveforms to show. The yellow
highlighted line in the waveforms separates the input and the output. All the top waveforms are inputs
and the bottom waveforms are outputs. It's clearly visible from the waveforms that the loaded data
can be retrieved with a single clock pulse.
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 11 of 14 © 2020 Dialog Semiconductor
Figure 8: Timing Diagram of 8-bit Parallel In Parallel Out Shift Register
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 12 of 14 © 2020 Dialog Semiconductor
8 GreenPAK Cost Advantage
The GreenPAK SLG46533 IC is a very versatile CMIC. Many applications have been implemented
with this IC. Table 1 shows some of the competing IC's that are available in the market for shift
register applications.
Table 1: Comparison of Other ICs Available in Market
IC Quantity Price Package/Size
TPIC6C596PWR 1 $ 1.10 TSSOP (16)
5.00 mm × 4.40 mm
MM74HC595MX 1 $ 0.58 TSSOP (16)
5.00 mm x 4.40 mm
SN74HC595 1 $ 0.95 TSSOP (16)
5.00 mm × 4.40 mm
Note 1 All the prices of the ICs are referred from Digi-Key on 08-05-2020.
GreenPAK SLG46533 IC is of size 2.00 mm x 3.00 mm and costs less than $ 0.50. It is clearly visible
that the GreenPAK IC is one of the best solutions that are available in the market. Moreover, the user
has control over the configuration of the IC in GreenPAK, which increases its value.
9 Conclusions
Shift registers are an integral part of any digital system. In this application note, four types of shift
registers, SISO, SIPO, PISO, PIPO have been configured within the GreenPAK SLG46533 IC. The
8-bit shift registers in this application note form a viable alternative to other shift registers available on
the market. The GreenPAK SLG46533 IC has the advantage of low PCB area footprint, more
circuitry available, and lower cost.
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 13 of 14 © 2020 Dialog Semiconductor
Revision History
Revision Date Description
1.0 11-Sep-2020 Initial version.
AN-CM-303
8-bit SISO, SIPO, PISO, PIPO Shift Registers
Application Note Revision 1.0 11-Sep-2020
CFR0014 14 of 14 © 2020 Dialog Semiconductor
Status Definitions
Status Definition
DRAFT
The content of this document is under review and subject to formal approval, which may result in modifications or
additions.
APPROVED
or unmarked
The content of this document has been approved for publication.
Disclaimer
Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or
warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no
responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.
Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the
specification and the design of the related semiconductor products, software and applications.
Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes
no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further
testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog
Semiconductor excludes all liability in this respect.
Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software
and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.
All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor’s Standard
Terms and Conditions of Sale, available on the company website (www.dialog-semiconductor.com) unless otherwise stated.
Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of
their respective owners.
© 2020 Dialog Semiconductor. All rights reserved.
Contacting Dialog Semiconductor
United Kingdom (Headquarters)
Dialog Semiconductor (UK) LTD
Phone: +44 1793 757700
Germany
Dialog Semiconductor GmbH
Phone: +49 7021 805-0
The Netherlands
Dialog Semiconductor B.V.
Phone: +31 73 640 8822
North America
Dialog Semiconductor Inc.
Phone: +1 408 845 8500
Japan
Dialog Semiconductor K. K.
Phone: +81 3 5769 5100
Taiwan
Dialog Semiconductor Taiwan
Phone: +886 281 786 222
Hong Kong
Dialog Semiconductor Hong Kong
Phone: +852 2607 4271
Korea
Dialog Semiconductor Korea
Phone: +82 2 3469 8200
China (Shenzhen)
Dialog Semiconductor China
Phone: +86 755 2981 3669
China (Shanghai)
Dialog Semiconductor China
Phone: +86 21 5424 9058
Email:
enquiry@diasemi.com
Web site:
www.dialog-semiconductor.com

More Related Content

What's hot

Introduction to pic microcontroller
Introduction to pic microcontrollerIntroduction to pic microcontroller
Introduction to pic microcontroller
Siva Kumar
 
Getting started with pic microcontrollers
Getting started with pic microcontrollersGetting started with pic microcontrollers
Getting started with pic microcontrollers
Pantech ProLabs India Pvt Ltd
 
PIC16F877A interfacing with LCD
PIC16F877A interfacing with LCDPIC16F877A interfacing with LCD
PIC16F877A interfacing with LCD
sunil polo
 
Pic 18 microcontroller
Pic 18 microcontrollerPic 18 microcontroller
Pic 18 microcontroller
Ashish Ranjan
 
Microcontroller avr
Microcontroller avrMicrocontroller avr
Microcontroller avr
Mahmoud Amr
 
Srv p18-intro-v30
Srv p18-intro-v30Srv p18-intro-v30
Srv p18-intro-v30
Bertalan EGED
 
Programming with PIC microcontroller
Programming with PIC microcontroller Programming with PIC microcontroller
Programming with PIC microcontroller
Raghav Shetty
 
Pic microcontrollers for_beginners
Pic microcontrollers for_beginnersPic microcontrollers for_beginners
Pic microcontrollers for_beginners
Praveen Chary
 
Microchip's PIC Micro Controller
Microchip's PIC Micro ControllerMicrochip's PIC Micro Controller
Microchip's PIC Micro Controller
Midhu S V Unnithan
 
Iog20 device
Iog20 deviceIog20 device
Iog20 device
Huu Bui Phu
 
Intrerfacing i
Intrerfacing iIntrerfacing i
Intrerfacing i
Mohamed Bedair
 
Presentation
PresentationPresentation
Pic16cxx instruction set
Pic16cxx instruction setPic16cxx instruction set
Pic16cxx instruction set
v Kalairajan
 
An application of 8085 register interfacing with LED
An application  of 8085 register interfacing with LEDAn application  of 8085 register interfacing with LED
An application of 8085 register interfacing with LED
Taha Malampatti
 
PIC introduction + mapping
PIC introduction + mappingPIC introduction + mapping
PIC introduction + mapping
OsaMa Hasan
 
Embedded Systems,Embedded Systems Project,Winter training,
Embedded Systems,Embedded Systems Project,Winter training,Embedded Systems,Embedded Systems Project,Winter training,
Embedded Systems,Embedded Systems Project,Winter training,
Technogroovy
 
Shoftcore Processors
Shoftcore ProcessorsShoftcore Processors
Shoftcore Processors
Anish Goel
 
PIC and LCD
PIC and LCDPIC and LCD
PIC and LCD
hairilfaiz86
 
Chp7 pic 16 f84 interfacing - copy
Chp7 pic 16 f84 interfacing - copyChp7 pic 16 f84 interfacing - copy
Chp7 pic 16 f84 interfacing - copymkazree
 

What's hot (20)

Introduction to pic microcontroller
Introduction to pic microcontrollerIntroduction to pic microcontroller
Introduction to pic microcontroller
 
Getting started with pic microcontrollers
Getting started with pic microcontrollersGetting started with pic microcontrollers
Getting started with pic microcontrollers
 
PIC16F877A interfacing with LCD
PIC16F877A interfacing with LCDPIC16F877A interfacing with LCD
PIC16F877A interfacing with LCD
 
Pic 18 microcontroller
Pic 18 microcontrollerPic 18 microcontroller
Pic 18 microcontroller
 
Microcontroller avr
Microcontroller avrMicrocontroller avr
Microcontroller avr
 
Srv p18-intro-v30
Srv p18-intro-v30Srv p18-intro-v30
Srv p18-intro-v30
 
Programming with PIC microcontroller
Programming with PIC microcontroller Programming with PIC microcontroller
Programming with PIC microcontroller
 
Pic microcontrollers for_beginners
Pic microcontrollers for_beginnersPic microcontrollers for_beginners
Pic microcontrollers for_beginners
 
Microchip's PIC Micro Controller
Microchip's PIC Micro ControllerMicrochip's PIC Micro Controller
Microchip's PIC Micro Controller
 
Iog20 device
Iog20 deviceIog20 device
Iog20 device
 
8085
80858085
8085
 
Intrerfacing i
Intrerfacing iIntrerfacing i
Intrerfacing i
 
Presentation
PresentationPresentation
Presentation
 
Pic16cxx instruction set
Pic16cxx instruction setPic16cxx instruction set
Pic16cxx instruction set
 
An application of 8085 register interfacing with LED
An application  of 8085 register interfacing with LEDAn application  of 8085 register interfacing with LED
An application of 8085 register interfacing with LED
 
PIC introduction + mapping
PIC introduction + mappingPIC introduction + mapping
PIC introduction + mapping
 
Embedded Systems,Embedded Systems Project,Winter training,
Embedded Systems,Embedded Systems Project,Winter training,Embedded Systems,Embedded Systems Project,Winter training,
Embedded Systems,Embedded Systems Project,Winter training,
 
Shoftcore Processors
Shoftcore ProcessorsShoftcore Processors
Shoftcore Processors
 
PIC and LCD
PIC and LCDPIC and LCD
PIC and LCD
 
Chp7 pic 16 f84 interfacing - copy
Chp7 pic 16 f84 interfacing - copyChp7 pic 16 f84 interfacing - copy
Chp7 pic 16 f84 interfacing - copy
 

Similar to An cm-303 8-bit-siso_sipo_piso_pipo_shift_registers

SHIFT REGISTERS
SHIFT REGISTERSSHIFT REGISTERS
SHIFT REGISTERS
kumari36
 
Pcs7 7sj6x 6md63_e_mapping_file
Pcs7 7sj6x 6md63_e_mapping_filePcs7 7sj6x 6md63_e_mapping_file
Pcs7 7sj6x 6md63_e_mapping_file
FTorres Torres
 
Dee2034 chapter 6 register
Dee2034 chapter 6 registerDee2034 chapter 6 register
Dee2034 chapter 6 register
SITI SABARIAH SALIHIN
 
Krzysztof Mazepa - Netflow/cflow - ulubionym narzędziem operatorów SP
Krzysztof Mazepa - Netflow/cflow - ulubionym narzędziem operatorów SPKrzysztof Mazepa - Netflow/cflow - ulubionym narzędziem operatorów SP
Krzysztof Mazepa - Netflow/cflow - ulubionym narzędziem operatorów SP
PROIDEA
 
ZiLOG Universal Infrared Remote Reference Design
ZiLOG Universal Infrared Remote Reference DesignZiLOG Universal Infrared Remote Reference Design
ZiLOG Universal Infrared Remote Reference Design
Diana Laboy-Rush
 
Siemens s7 300-400-standard functions part 2
Siemens s7 300-400-standard functions part 2Siemens s7 300-400-standard functions part 2
Siemens s7 300-400-standard functions part 2
Dien Ha The
 
Ae01 system overview
Ae01 system overviewAe01 system overview
Ae01 system overview
confidencial
 
Describe the register
Describe the registerDescribe the register
Describe the register
Brenda Debra
 
Design of Synthesizable Asynchronous FIFO And Implementation on FPGA
Design of Synthesizable Asynchronous FIFO And Implementation on FPGADesign of Synthesizable Asynchronous FIFO And Implementation on FPGA
Design of Synthesizable Asynchronous FIFO And Implementation on FPGA
IJERDJOURNAL
 
Hardware interfacing basics using AVR
Hardware interfacing basics using AVRHardware interfacing basics using AVR
Hardware interfacing basics using AVR
Mohamed Abdallah
 
PIC16F877A C Programming.ppt
PIC16F877A C Programming.pptPIC16F877A C Programming.ppt
PIC16F877A C Programming.ppt
IlaiyarajaS1
 
Over view of Microprocessor 8085 and its application
Over view of Microprocessor 8085 and its applicationOver view of Microprocessor 8085 and its application
Over view of Microprocessor 8085 and its application
iosrjce
 
C010620914
C010620914C010620914
C010620914
IOSR Journals
 
plc_training_manual.pdf
plc_training_manual.pdfplc_training_manual.pdf
plc_training_manual.pdf
MarioHaguila
 
Gce sip-components-configuration
Gce sip-components-configurationGce sip-components-configuration
Gce sip-components-configuration
Telcon Bilişim
 
Atmega 16 drdo report
Atmega 16 drdo reportAtmega 16 drdo report
Atmega 16 drdo report
Himanshu baunthiyal
 
Design of an Embedded Micro controller
Design of an Embedded Micro controllerDesign of an Embedded Micro controller
Design of an Embedded Micro controller
Daniel Gomez-Prado
 
Design of an Efficient Reconfigurable Fir Filter for Multi Standard Digital u...
Design of an Efficient Reconfigurable Fir Filter for Multi Standard Digital u...Design of an Efficient Reconfigurable Fir Filter for Multi Standard Digital u...
Design of an Efficient Reconfigurable Fir Filter for Multi Standard Digital u...
IRJET Journal
 
[IJET-V1I3P17] Authors :Prof. U. R. More. S. R. Adhav
[IJET-V1I3P17] Authors :Prof. U. R. More. S. R. Adhav[IJET-V1I3P17] Authors :Prof. U. R. More. S. R. Adhav
[IJET-V1I3P17] Authors :Prof. U. R. More. S. R. Adhav
IJET - International Journal of Engineering and Techniques
 
D0364017024
D0364017024D0364017024
D0364017024
theijes
 

Similar to An cm-303 8-bit-siso_sipo_piso_pipo_shift_registers (20)

SHIFT REGISTERS
SHIFT REGISTERSSHIFT REGISTERS
SHIFT REGISTERS
 
Pcs7 7sj6x 6md63_e_mapping_file
Pcs7 7sj6x 6md63_e_mapping_filePcs7 7sj6x 6md63_e_mapping_file
Pcs7 7sj6x 6md63_e_mapping_file
 
Dee2034 chapter 6 register
Dee2034 chapter 6 registerDee2034 chapter 6 register
Dee2034 chapter 6 register
 
Krzysztof Mazepa - Netflow/cflow - ulubionym narzędziem operatorów SP
Krzysztof Mazepa - Netflow/cflow - ulubionym narzędziem operatorów SPKrzysztof Mazepa - Netflow/cflow - ulubionym narzędziem operatorów SP
Krzysztof Mazepa - Netflow/cflow - ulubionym narzędziem operatorów SP
 
ZiLOG Universal Infrared Remote Reference Design
ZiLOG Universal Infrared Remote Reference DesignZiLOG Universal Infrared Remote Reference Design
ZiLOG Universal Infrared Remote Reference Design
 
Siemens s7 300-400-standard functions part 2
Siemens s7 300-400-standard functions part 2Siemens s7 300-400-standard functions part 2
Siemens s7 300-400-standard functions part 2
 
Ae01 system overview
Ae01 system overviewAe01 system overview
Ae01 system overview
 
Describe the register
Describe the registerDescribe the register
Describe the register
 
Design of Synthesizable Asynchronous FIFO And Implementation on FPGA
Design of Synthesizable Asynchronous FIFO And Implementation on FPGADesign of Synthesizable Asynchronous FIFO And Implementation on FPGA
Design of Synthesizable Asynchronous FIFO And Implementation on FPGA
 
Hardware interfacing basics using AVR
Hardware interfacing basics using AVRHardware interfacing basics using AVR
Hardware interfacing basics using AVR
 
PIC16F877A C Programming.ppt
PIC16F877A C Programming.pptPIC16F877A C Programming.ppt
PIC16F877A C Programming.ppt
 
Over view of Microprocessor 8085 and its application
Over view of Microprocessor 8085 and its applicationOver view of Microprocessor 8085 and its application
Over view of Microprocessor 8085 and its application
 
C010620914
C010620914C010620914
C010620914
 
plc_training_manual.pdf
plc_training_manual.pdfplc_training_manual.pdf
plc_training_manual.pdf
 
Gce sip-components-configuration
Gce sip-components-configurationGce sip-components-configuration
Gce sip-components-configuration
 
Atmega 16 drdo report
Atmega 16 drdo reportAtmega 16 drdo report
Atmega 16 drdo report
 
Design of an Embedded Micro controller
Design of an Embedded Micro controllerDesign of an Embedded Micro controller
Design of an Embedded Micro controller
 
Design of an Efficient Reconfigurable Fir Filter for Multi Standard Digital u...
Design of an Efficient Reconfigurable Fir Filter for Multi Standard Digital u...Design of an Efficient Reconfigurable Fir Filter for Multi Standard Digital u...
Design of an Efficient Reconfigurable Fir Filter for Multi Standard Digital u...
 
[IJET-V1I3P17] Authors :Prof. U. R. More. S. R. Adhav
[IJET-V1I3P17] Authors :Prof. U. R. More. S. R. Adhav[IJET-V1I3P17] Authors :Prof. U. R. More. S. R. Adhav
[IJET-V1I3P17] Authors :Prof. U. R. More. S. R. Adhav
 
D0364017024
D0364017024D0364017024
D0364017024
 

More from LITS IT Ltd,LASRC.SPACE,SAWDAGOR BD,FREELANCE BD,iREV,BD LAW ACADEMY,SMART AVI,HEA,HFSAC LTD.

লালমনিরহাট ৩ আসনের ভোট কেন্দ্র সমুহ - LALMONIRHAT 3 SADAR VOTE CENTER ALL
লালমনিরহাট ৩ আসনের ভোট কেন্দ্র সমুহ - LALMONIRHAT 3 SADAR VOTE CENTER ALLলালমনিরহাট ৩ আসনের ভোট কেন্দ্র সমুহ - LALMONIRHAT 3 SADAR VOTE CENTER ALL
লালমনিরহাট ৩ আসনের ভোট কেন্দ্র সমুহ - LALMONIRHAT 3 SADAR VOTE CENTER ALL
LITS IT Ltd,LASRC.SPACE,SAWDAGOR BD,FREELANCE BD,iREV,BD LAW ACADEMY,SMART AVI,HEA,HFSAC LTD.
 
লালমনিরহাট ৩ আসনের ওয়ার্ড সমূহ - LALMONIRHAT 3 WARD LIST ALL
লালমনিরহাট ৩ আসনের ওয়ার্ড সমূহ - LALMONIRHAT 3 WARD LIST ALLলালমনিরহাট ৩ আসনের ওয়ার্ড সমূহ - LALMONIRHAT 3 WARD LIST ALL
লালমনিরহাট ৩ আসনের ওয়ার্ড সমূহ - LALMONIRHAT 3 WARD LIST ALL
LITS IT Ltd,LASRC.SPACE,SAWDAGOR BD,FREELANCE BD,iREV,BD LAW ACADEMY,SMART AVI,HEA,HFSAC LTD.
 
ভূমি সংশ্লিষ্ট অপরাধ প্রতিকার ও প্রতিরোধ ৩৬ নং আইন, ২০২৩,
ভূমি সংশ্লিষ্ট অপরাধ প্রতিকার ও প্রতিরোধ  ৩৬ নং আইন, ২০২৩, ভূমি সংশ্লিষ্ট অপরাধ প্রতিকার ও প্রতিরোধ  ৩৬ নং আইন, ২০২৩,
ভূমি সংশ্লিষ্ট অপরাধ প্রতিকার ও প্রতিরোধ ৩৬ নং আইন, ২০২৩,
LITS IT Ltd,LASRC.SPACE,SAWDAGOR BD,FREELANCE BD,iREV,BD LAW ACADEMY,SMART AVI,HEA,HFSAC LTD.
 
The Bangladesh Legal Practitioner_s and Bar Council Order, 1972.pdf
The Bangladesh Legal Practitioner_s and Bar Council Order, 1972.pdfThe Bangladesh Legal Practitioner_s and Bar Council Order, 1972.pdf
The Bangladesh Legal Practitioner_s and Bar Council Order, 1972.pdf
LITS IT Ltd,LASRC.SPACE,SAWDAGOR BD,FREELANCE BD,iREV,BD LAW ACADEMY,SMART AVI,HEA,HFSAC LTD.
 
DIGITAL COMMERCE LAWS & RULES 2021.docx
DIGITAL COMMERCE LAWS & RULES 2021.docxDIGITAL COMMERCE LAWS & RULES 2021.docx
বিবিসি রুলেস ও অরডার, ১৯৭২ বেয়ার এক্ট -BBC BARE ACT.docx
বিবিসি রুলেস ও অরডার, ১৯৭২ বেয়ার এক্ট -BBC BARE ACT.docxবিবিসি রুলেস ও অরডার, ১৯৭২ বেয়ার এক্ট -BBC BARE ACT.docx
বিবিসি রুলেস ও অরডার, ১৯৭২ বেয়ার এক্ট -BBC BARE ACT.docx
LITS IT Ltd,LASRC.SPACE,SAWDAGOR BD,FREELANCE BD,iREV,BD LAW ACADEMY,SMART AVI,HEA,HFSAC LTD.
 
সুঃ প্রতিকার আইন ১৮৭৭ নোট.docx
সুঃ প্রতিকার আইন ১৮৭৭ নোট.docxসুঃ প্রতিকার আইন ১৮৭৭ নোট.docx
সুঃ প্রতিকার আইন ১৮৭৭ নোট.docx
LITS IT Ltd,LASRC.SPACE,SAWDAGOR BD,FREELANCE BD,iREV,BD LAW ACADEMY,SMART AVI,HEA,HFSAC LTD.
 

More from LITS IT Ltd,LASRC.SPACE,SAWDAGOR BD,FREELANCE BD,iREV,BD LAW ACADEMY,SMART AVI,HEA,HFSAC LTD. (20)

লালমনিরহাট ৩ আসনের ভোট কেন্দ্র সমুহ - LALMONIRHAT 3 SADAR VOTE CENTER ALL
লালমনিরহাট ৩ আসনের ভোট কেন্দ্র সমুহ - LALMONIRHAT 3 SADAR VOTE CENTER ALLলালমনিরহাট ৩ আসনের ভোট কেন্দ্র সমুহ - LALMONIRHAT 3 SADAR VOTE CENTER ALL
লালমনিরহাট ৩ আসনের ভোট কেন্দ্র সমুহ - LALMONIRHAT 3 SADAR VOTE CENTER ALL
 
লালমনিরহাট ৩ আসনের ওয়ার্ড সমূহ - LALMONIRHAT 3 WARD LIST ALL
লালমনিরহাট ৩ আসনের ওয়ার্ড সমূহ - LALMONIRHAT 3 WARD LIST ALLলালমনিরহাট ৩ আসনের ওয়ার্ড সমূহ - LALMONIRHAT 3 WARD LIST ALL
লালমনিরহাট ৩ আসনের ওয়ার্ড সমূহ - LALMONIRHAT 3 WARD LIST ALL
 
ভূমি সংশ্লিষ্ট অপরাধ প্রতিকার ও প্রতিরোধ ৩৬ নং আইন, ২০২৩,
ভূমি সংশ্লিষ্ট অপরাধ প্রতিকার ও প্রতিরোধ  ৩৬ নং আইন, ২০২৩, ভূমি সংশ্লিষ্ট অপরাধ প্রতিকার ও প্রতিরোধ  ৩৬ নং আইন, ২০২৩,
ভূমি সংশ্লিষ্ট অপরাধ প্রতিকার ও প্রতিরোধ ৩৬ নং আইন, ২০২৩,
 
CrPC BARE ACT -1898 BANGLA.pdf
CrPC BARE ACT -1898  BANGLA.pdfCrPC BARE ACT -1898  BANGLA.pdf
CrPC BARE ACT -1898 BANGLA.pdf
 
CPC BARE ACT -1908 BANGLA.pdf
CPC BARE ACT -1908  BANGLA.pdfCPC BARE ACT -1908  BANGLA.pdf
CPC BARE ACT -1908 BANGLA.pdf
 
PC BARE ACT -1860 BANGLA.pdf
PC BARE ACT -1860  BANGLA.pdfPC BARE ACT -1860  BANGLA.pdf
PC BARE ACT -1860 BANGLA.pdf
 
SR BARE ACT -1877 BANGLA.pdf
SR BARE ACT -1877  BANGLA.pdfSR BARE ACT -1877  BANGLA.pdf
SR BARE ACT -1877 BANGLA.pdf
 
The Bangladesh Legal Practitioner_s and Bar Council Order, 1972.pdf
The Bangladesh Legal Practitioner_s and Bar Council Order, 1972.pdfThe Bangladesh Legal Practitioner_s and Bar Council Order, 1972.pdf
The Bangladesh Legal Practitioner_s and Bar Council Order, 1972.pdf
 
LA BARE ACT -1908 BANGLA.pdf
LA BARE ACT -1908  BANGLA.pdfLA BARE ACT -1908  BANGLA.pdf
LA BARE ACT -1908 BANGLA.pdf
 
EA BARE ACT -1872 BANGLA.pdf
EA BARE ACT -1872  BANGLA.pdfEA BARE ACT -1872  BANGLA.pdf
EA BARE ACT -1872 BANGLA.pdf
 
DIGITAL COMMERCE LAWS & RULES 2021.docx
DIGITAL COMMERCE LAWS & RULES 2021.docxDIGITAL COMMERCE LAWS & RULES 2021.docx
DIGITAL COMMERCE LAWS & RULES 2021.docx
 
Programming Your Home Automate with Arduino, Android, and Your Computer.pdf
Programming Your Home Automate with Arduino, Android, and Your Computer.pdfProgramming Your Home Automate with Arduino, Android, and Your Computer.pdf
Programming Your Home Automate with Arduino, Android, and Your Computer.pdf
 
Web site Review & Description by tanbircox.pdf
Web site Review & Description by tanbircox.pdfWeb site Review & Description by tanbircox.pdf
Web site Review & Description by tanbircox.pdf
 
Basic Electronics.pdf
Basic Electronics.pdfBasic Electronics.pdf
Basic Electronics.pdf
 
Circuit book_PP.pdf
Circuit book_PP.pdfCircuit book_PP.pdf
Circuit book_PP.pdf
 
Microcontroller.pdf
Microcontroller.pdfMicrocontroller.pdf
Microcontroller.pdf
 
Digital_electronics_dynamic.pdf
Digital_electronics_dynamic.pdfDigital_electronics_dynamic.pdf
Digital_electronics_dynamic.pdf
 
Project Electronics_Copy.pdf
Project Electronics_Copy.pdfProject Electronics_Copy.pdf
Project Electronics_Copy.pdf
 
বিবিসি রুলেস ও অরডার, ১৯৭২ বেয়ার এক্ট -BBC BARE ACT.docx
বিবিসি রুলেস ও অরডার, ১৯৭২ বেয়ার এক্ট -BBC BARE ACT.docxবিবিসি রুলেস ও অরডার, ১৯৭২ বেয়ার এক্ট -BBC BARE ACT.docx
বিবিসি রুলেস ও অরডার, ১৯৭২ বেয়ার এক্ট -BBC BARE ACT.docx
 
সুঃ প্রতিকার আইন ১৮৭৭ নোট.docx
সুঃ প্রতিকার আইন ১৮৭৭ নোট.docxসুঃ প্রতিকার আইন ১৮৭৭ নোট.docx
সুঃ প্রতিকার আইন ১৮৭৭ নোট.docx
 

Recently uploaded

The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
ankuprajapati0525
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
Intella Parts
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
AafreenAbuthahir2
 
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSETECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
DuvanRamosGarzon1
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
R&R Consult
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang,  ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang,  ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
Osamah Alsalih
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
gdsczhcet
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
ShahidSultan24
 
Event Management System Vb Net Project Report.pdf
Event Management System Vb Net  Project Report.pdfEvent Management System Vb Net  Project Report.pdf
Event Management System Vb Net Project Report.pdf
Kamal Acharya
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
seandesed
 
Halogenation process of chemical process industries
Halogenation process of chemical process industriesHalogenation process of chemical process industries
Halogenation process of chemical process industries
MuhammadTufail242431
 
Democratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek AryaDemocratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek Arya
abh.arya
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Dr.Costas Sachpazis
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
PrashantGoswami42
 

Recently uploaded (20)

The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
 
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSETECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang,  ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang,  ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
 
Event Management System Vb Net Project Report.pdf
Event Management System Vb Net  Project Report.pdfEvent Management System Vb Net  Project Report.pdf
Event Management System Vb Net Project Report.pdf
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
 
Halogenation process of chemical process industries
Halogenation process of chemical process industriesHalogenation process of chemical process industries
Halogenation process of chemical process industries
 
Democratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek AryaDemocratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek Arya
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
 

An cm-303 8-bit-siso_sipo_piso_pipo_shift_registers

  • 1. Application Note 8-bit SISO, SIPO, PISO, PIPO Shift Registers AN-CM-303 Abstract This application note shows how to implement various 8-bit shift registers within the GreenPAK IC. Serial in serial out, Serial in parallel out, Parallel in serial out, and Parallel in parallel out shift registers have been designed in the examples. The application note comes complete with a design file which can be found in the Reference section.
  • 2. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 2 of 14 © 2020 Dialog Semiconductor Contents Abstract ................................................................................................................................................ 1 Contents ............................................................................................................................................... 2 Figures.................................................................................................................................................. 2 Tables ................................................................................................................................................... 2 1 Terms and Definitions................................................................................................................... 3 2 References ..................................................................................................................................... 3 3 Introduction.................................................................................................................................... 4 4 SISO Shift Register ....................................................................................................................... 4 5 SIPO Shift Register ....................................................................................................................... 5 6 PISO Shift Register ....................................................................................................................... 8 7 PIPO Shift Register ..................................................................................................................... 10 8 GreenPAK Cost Advantage........................................................................................................ 12 9 Conclusions................................................................................................................................. 12 Revision History ................................................................................................................................ 13 Figures Figure 1: 8-bit Serial In Serial Out Shift Register .................................................................................. 4 Figure 2: Timing Diagram of 8-bit Serial In Serial Out Shift Register.................................................... 5 Figure 3: 8-bit Serial In Parallel Out Shift Register ............................................................................... 6 Figure 4: Timing Diagram of 8-bit Serial In Parallel Out Shift Register................................................. 7 Figure 5: 8-bit Parallel In Serial Out Shift Register ............................................................................... 8 Figure 6: Timing Diagram of 8-bit Parallel In Serial Out Shift Register................................................. 9 Figure 7: 8-bit Parallel In Parallel Out Shift Register........................................................................... 10 Figure 8: Timing Diagram of 8-bit Parallel In Parallel Out Shift Register ............................................ 11 Tables Table 1: Comparison of Other ICs Available in Market....................................................................... 12
  • 3. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 3 of 14 © 2020 Dialog Semiconductor 1 Terms and Definitions DFF D-Flipflop GPIO General purpose input/output PIPO Parallel in parallel out PISO Parallel in serial out SIPO Serial in parallel out SISO Serial in serial out 2 References For related documents and software, please visit: https://www.dialog-semiconductor.com/configurable-mixed-signal. Download our free GreenPAK™ Designer software [1] to open the .gp files [2] and view the proposed circuit design. Use the GreenPAK development tools [3] to freeze the design into your own customized IC in a matter of minutes. Dialog Semiconductor provides a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the Dialog IC. [1] GreenPAK Designer Software, Software Download and User Guide, Dialog Semiconductor [2] AN-CM-303, 8-bit SISO, SIPO, PISO, PIPO Shift Registers.gp, GreenPAK Design File, Dialog Semiconductor [3] GreenPAK Development Tools, GreenPAK Development Tools Webpage, Dialog Semiconductor [4] GreenPAK Application Notes, GreenPAK Application Notes Webpage, Dialog Semiconductor [5] SLG46533, Datasheet, Dialog Semiconductor Author: Priyatham Rao Valipe
  • 4. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 4 of 14 © 2020 Dialog Semiconductor 3 Introduction Registers are sequential circuits made with flipflops to store and transfer binary information. Shift registers are primarily made with D flipflops in a daisy chain structure. These flipflops can each store one bit of binary information, all of which are controlled by a shared input clock. DFF's can read and store the value of the input signal at every rising edge of the clock. This property of the DFF can be used to build various registers. Different forms of registers like SISO, SIPO, PISO, PIPO are differentiated by the way data is loaded and retrieved. The implementation shown in this application note consists of 8-bit shift registers which are designed with GreenPAK SLG46533 IC [5]. The number of bits in a shift register corresponds to the number of flipflops present; in this design eight DFFs are used. 4 SISO Shift Register SISO is one of the most basic forms of the shift registers. The data is loaded serially and retrieved serially. The output of the first DFF is fed into the input of the next DFF at each clock cycle, eventually reaching the last DFF / Output. This Shift register output is delayed from the input. The shift register shifts, or streams, one-bit data per clock cycle. Figure 1: 8-bit Serial In Serial Out Shift Register As shown in the design above, DFF3 is fed with the input data bits serially and the output is taken from DFF10 serially. All the DFFs share the same clock. nReset is set high to ensure that all DFF's are enabled for normal operation. The timing diagram shown below has clock and input data stream as first and second waveforms. The rest of the waveforms show how the output of each DFF shifts serially. If we consider the first 8 input bits which are 10011010, we can clearly observe that these 8 bits appear one after another by the 8th rising edge clock at the output of DFF10 One of the main applications of the SISO register is to act as a delay element. The delay can be controlled by the number of stages in the register and the frequency of the clock. In the design below the clock is at 1kHz, so the delay that is observed is 7 ms.
  • 5. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 5 of 14 © 2020 Dialog Semiconductor Figure 2: Timing Diagram of 8-bit Serial In Serial Out Shift Register 5 SIPO Shift Register In this type of shift register, the data is sent serially and retrieved in parallel. All the DFF's are clocked by the same clock and nReset is used to ensure that all the DFF's are enabled for normal operation. The data is fed serially into DFF3. All the parallel outputs are from the outputs of the DFF that are present in the shift register. The output of each intermediate DFF is fed as input to the next DFF. All 8 input serial bits will be available at the parallel outputs after 8 rising edges of the clock.
  • 6. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 6 of 14 © 2020 Dialog Semiconductor Figure 3: 8-bit Serial In Parallel Out Shift Register The timing diagram of the SIPO shift register is shown in Fig 4. It has a clock and Serial Data-in as the first two waveforms, and all other waveforms are the outputs of the DFF's. It can be observed that after the 8th rising edge of the clock, the entire input data bits are visible at the output of each DFF. The first bit which is transmitted serially is observed at the last DFF's output. The main application of the SIPO shift register is data conversion in many digital applications. Sometimes the SIPO shift register is connected to the output of a microprocessor when more GPIO pins are required. In the above design, the clock frequency is 1 kHz and the time taken to convert the 8 serial bits to parallel bits is 8 ms.
  • 7. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 7 of 14 © 2020 Dialog Semiconductor The correspondence between input to output is shown below: D0_out-0 D1_out-1 D2_out-0 D3_out-1 Serial Input 1 0 0 1 1 0 1 0 Parallel Output D4_out-1 D5_out-0 D6_out-0 D7_out-1 Figure 4: Timing Diagram of 8-bit Serial In Parallel Out Shift Register
  • 8. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 8 of 14 © 2020 Dialog Semiconductor 6 PISO Shift Register The PISO shift register is the converse of the SIPO shift register. The inputs are presented simultaneously in parallel, and the output is retrieved serially. The data is taken out one bit per clock cycle. The main point to note in this shift register is that a clock is not required to load the data in the shift register, whereas a clock is required to unload the data. Similar to the other shift registers, all the DFF's are clocked by the same clock and have the nReset set high for normal operation. 2-bit lookup tables provided in the IC are used as OR gates to provide parallel input to the DFF's as well as transmit the output of one DFF as the input to the next DFF. The output is retrieved serially from the output of DFF10. Figure 5: 8-bit Parallel In Serial Out Shift Register This type of shift register is typically used for data conversion from parallel to serial. All the parallel bits with the data are serially transmitted to the single input of a microprocessor which helps in using fewer input pins of the microprocessor. The timing diagram shown in Fig. 6 depicts the clock and all parallel inputs, highlighted between two vertical orange lines. The last waveform is the serial data out which shows how all the parallel inputs are converted into a serial bitstream.
  • 9. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 9 of 14 © 2020 Dialog Semiconductor The way how inputs correspond to output is shown below. D0_in-1 D1_in-0 D2_in-1 Parallel Input D3_in-1 Serial Output 1 0 1 0 1 1 0 1 D4_in-0 D5_in-1 D6_in-0 D7_in-1 Figure 6: Timing Diagram of 8-bit Parallel In Serial Out Shift Register
  • 10. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 10 of 14 © 2020 Dialog Semiconductor 7 PIPO Shift Register This shift register is the converse of the SISO shift register. The input data is given and retrieved in parallel. The output changes with respect to the input within the same clock cycle. Similar to the PISO shift register, a clock is not required to load data into the flipflops, but to latch and transfer out. Hence a PIPO shift register can be used as a temporary storage device, though in practice other GreenPAK capabilities are often included within the design. Whenever new data output is required, a rising edge clock presents the DFF content to the output. One note about this shift register is that there is no connection between individual DFFs. Similar to other shift registers, the same clock and nReset are applied to all the DFF's. Figure 7: 8-bit Parallel In Parallel Out Shift Register The timing diagram of the PIPO shift register is shown in Fig. 8. As all the inputs and outputs are loaded and unloaded separately, it results in a large number of waveforms to show. The yellow highlighted line in the waveforms separates the input and the output. All the top waveforms are inputs and the bottom waveforms are outputs. It's clearly visible from the waveforms that the loaded data can be retrieved with a single clock pulse.
  • 11. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 11 of 14 © 2020 Dialog Semiconductor Figure 8: Timing Diagram of 8-bit Parallel In Parallel Out Shift Register
  • 12. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 12 of 14 © 2020 Dialog Semiconductor 8 GreenPAK Cost Advantage The GreenPAK SLG46533 IC is a very versatile CMIC. Many applications have been implemented with this IC. Table 1 shows some of the competing IC's that are available in the market for shift register applications. Table 1: Comparison of Other ICs Available in Market IC Quantity Price Package/Size TPIC6C596PWR 1 $ 1.10 TSSOP (16) 5.00 mm × 4.40 mm MM74HC595MX 1 $ 0.58 TSSOP (16) 5.00 mm x 4.40 mm SN74HC595 1 $ 0.95 TSSOP (16) 5.00 mm × 4.40 mm Note 1 All the prices of the ICs are referred from Digi-Key on 08-05-2020. GreenPAK SLG46533 IC is of size 2.00 mm x 3.00 mm and costs less than $ 0.50. It is clearly visible that the GreenPAK IC is one of the best solutions that are available in the market. Moreover, the user has control over the configuration of the IC in GreenPAK, which increases its value. 9 Conclusions Shift registers are an integral part of any digital system. In this application note, four types of shift registers, SISO, SIPO, PISO, PIPO have been configured within the GreenPAK SLG46533 IC. The 8-bit shift registers in this application note form a viable alternative to other shift registers available on the market. The GreenPAK SLG46533 IC has the advantage of low PCB area footprint, more circuitry available, and lower cost.
  • 13. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 13 of 14 © 2020 Dialog Semiconductor Revision History Revision Date Description 1.0 11-Sep-2020 Initial version.
  • 14. AN-CM-303 8-bit SISO, SIPO, PISO, PIPO Shift Registers Application Note Revision 1.0 11-Sep-2020 CFR0014 14 of 14 © 2020 Dialog Semiconductor Status Definitions Status Definition DRAFT The content of this document is under review and subject to formal approval, which may result in modifications or additions. APPROVED or unmarked The content of this document has been approved for publication. Disclaimer Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor. Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and the design of the related semiconductor products, software and applications. Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect. Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor. All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor’s Standard Terms and Conditions of Sale, available on the company website (www.dialog-semiconductor.com) unless otherwise stated. Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of their respective owners. © 2020 Dialog Semiconductor. All rights reserved. Contacting Dialog Semiconductor United Kingdom (Headquarters) Dialog Semiconductor (UK) LTD Phone: +44 1793 757700 Germany Dialog Semiconductor GmbH Phone: +49 7021 805-0 The Netherlands Dialog Semiconductor B.V. Phone: +31 73 640 8822 North America Dialog Semiconductor Inc. Phone: +1 408 845 8500 Japan Dialog Semiconductor K. K. Phone: +81 3 5769 5100 Taiwan Dialog Semiconductor Taiwan Phone: +886 281 786 222 Hong Kong Dialog Semiconductor Hong Kong Phone: +852 2607 4271 Korea Dialog Semiconductor Korea Phone: +82 2 3469 8200 China (Shenzhen) Dialog Semiconductor China Phone: +86 755 2981 3669 China (Shanghai) Dialog Semiconductor China Phone: +86 21 5424 9058 Email: enquiry@diasemi.com Web site: www.dialog-semiconductor.com