This document presents a design for an FPGA-based heart arrhythmia detection algorithm using Verilog HDL, which focuses on QRS complex detection within ECG signals. The approach employs the Ahlstrom and Tompkins method, validated through simulation with the MIT-BIH arrhythmia database, showcasing performance near the MATLAB output. The study emphasizes the practical implementation on FPGA hardware and the ability to analyze various arrhythmias based on heart rate intervals.