SlideShare a Scribd company logo
1 of 16
Download to read offline
Copyright 2012 Piero Belforte November 20th 2012
1
V-I trajectory plots for Transmission Line models evaluation
A comparative analysis between an exact distributed model and the
equivalent LC lumped model of a transmission line (TL) is shown. In a
previous paper the comparison is made using Worst Case Eye Diagrams
https://docs.google.com/file/d/0BxZqV10CSiNS1JwTnc1NVIyTWs/edit.
Here a method based on the Voltage/Current (V-I) trajectories at line
ports is presented.
The reference test circuit is the following:
Fig.1 Comparative test circuit
Copyright 2012 Piero Belforte November 20th 2012
2
The lumped model is built up using 10 LC cells is shown here:
Fig.2 Basic LC cell used for the 10-cell model of the TL
The resulting Impedance √L0/C0 is 50 ohm and the cell delay is √L0*C0=
100ps/cell for a total equivalent delay of 1ns.
The exact model is created using the TL primitive of DWS (Digital Wave
Simulator).
As test stimulus a voltage step of amplitude 1V and 1ps rise time is
applied to both test configurations. The signal propagates trhough the
line and is reflected back by the open termination (R0,R1= 100
Gigaohms). When arrives at generator's end it is inverted and totally
reflected forward by the 0 impedance of the generator. The evolution of
persistent oscillations occurring in both configurations (no dissipative
element is present in the circuits) points out the approximation of the
lumped model versus the exact SWAN model of the TL.
The two models are simulated simultaneously using a sim tstep of 1ps
using the tool SpicySWAN set in SWAN mode.
Copyright 2012 Piero Belforte November 20th 2012
3
Here the SWAN netlist extracted from the test circuit :
Fig.3 SWAN (DWS) netlist extracted form the circuit of fig.1
Simulation results are shown here as a multiplot:
Fig. 4 Multiplot of sim results coming from circuit of fig. 1
Copyright 2012 Piero Belforte November 20th 2012
4
Plotting the voltage VOUT_2=V(3) at TL's output port versus the current
flowing into the generator V1= I(V1,1) the following V-I trajectory is
obtained:
Fig. 5 V-I trajectory related to TL SWAN model TSTOP= 50ns tstep=1ps
(20Ksamples plotted, 2.5ps plt step)
Fig. 6 V-I trajectory related to approximated 10-cell LC model, TSTOP=
50ns tstep=1ps (20Ksamples plotted, 2.5ps plt step)
Copyright 2012 Piero Belforte November 20th 2012
5
Increasing the simulation time window the following trajectory is
obtained:
Fig. 7 V-I trajectory related to approximated 10-cell LC model, TSTOP=
500ns tstep=1ps (.5Megasamples calculated, 20Ksamples plotted, 2.5ps
plt step)
Copyright 2012 Piero Belforte November 20th 2012
6
Comparing previous results using the same scale the result shown in the
following fig.8 is obtained.
Fig.8 Comparative images showing the V-I trajectories related to circuit
LC_CHAIN_TL plotted with the same I and V scales.
In the previous fig.8 in yellow the inner area of trajectory envelope is
highlighted. This area is perfectly rectangular in the ideal case (SWAN
model of TL). For the 10 LC-cell model this area is no more rectangular
and becomes smaller because waveform distortion increases increasing
the time window of the analysis.
Copyright 2012 Piero Belforte November 20th 2012
7
Analysis after 5 Million reflections
To stress both models and SWAN algorithms the simulative analysis has
been extended to simulation times in the order of milliseconds with a
time step of 5ps. In particular the following results refer to a time window
of 500 nanoseconds between 5 and 5.0005 msec. 1 BILLION time points
(1 Gigasample/waveform) have been calculated and
100ksamples/waveform are plotted (plotting step: 5ps). The simulation
elapsed time is a few minutes on a standard PC.
Fig. 9 Netlist related to comparative test circuit
In the netlist shown in fig. 9, the GMIN/GMAX options of DWS are set to
values exceeding default values in order to keep power dissipation at
both ends of the line to a minimum. These setting lead to a generator
resistance of 1 nanoohm and termination resistance of 1 Teraohm (1000
Gigaohm). The instantaneous powers entering the generators P(V1,1)
P(V0,10001) are also calculated by DWS.
Copyright 2012 Piero Belforte November 20th 2012
8
Fig. 10 Simulated waveforms related to netlist of fig 9
The power at generator V1 port has peak values of 19.95mW that means
50uW less than the value exchanged with the line at the first reflections.
After about 5Million reflections 50uW is the power loss due to GMIN and
GMAX settings and dissipated at non ideal (zero and infinite) line
terminations.
Copyright 2012 Piero Belforte November 20th 2012
9
Fig 11 V-P (Voltage-Power) plots related to LC_CHAIN_TL test circuit
after 5msec from the start (5 Million back and forth reflections).
From V-P plots of fig. 11 it can be pointed out a still near ideal
rectangular diagram for SWAN TL (the 50uW dissipated power is
negligible at this scale). The random oscillations of power exchanged in LC
model have still a behavior similar to that of the beginning of oscillations
because also in this time window the power dissipated at terminations is
still negligible.
Copyright 2012 Piero Belforte November 20th 2012
10
Lumped LC model with higher number of cells.
A similar comparative analysis can be performed increasing the number
of LC cells of the TL lumped model. Both a 100-cell and a 1000-cell models
have been analyzed in SWAN mode. L and C values are obviously
decreased by a factor 1/10 and 1/100 with respect the 10-cell situation in
order to maintain the same equivalent Z0 and TD of the equivalent TL. To
keep the delay error to a minimum the cell inductance is modeled using a
serial adaptor instead of the standard link model. This model called also
"stub" model is equivalent to the trapezoidal rule of integration of
inductance equations.
Fig. 12 LC cell using a Serial Adaptor stub model of the inductor
equivalent to the trapezoidal rule of integration.
The SERIAL ADAPTOR (AS0) is a SWAN/DWS specific element that places
the net connected at its third node (port) in SERIES between the other
two nodes of the adaptor. Even if this stub model requires two SWAN
circuit elements (adaptor and inductor), it has the advantage of
minimizing the delay error of "LINK" default model of the inductor,
equivalent to a unit-delay (tstep) TL.
This advantage can be particularly useful when several LC cells are
connected in series in a CHAIN as happens for the Spice-like lumped
model of TL.
Copyright 2012 Piero Belforte November 20th 2012
11
Fig. 13 IV trajectories related to several implementations of the lumped
model Transmission Line (SWAN).
Copyright 2012 Piero Belforte November 20th 2012
12
As can be pointed out by the differences among the V-I plots of fig. 13,
increasing the number of cascaded cells, the trajectories approach the
ideal line RECTANGULAR shape, but from the 1,000 cell up no significant
advantage is obtained if the number of cells is increased to 2,000 or even
4,000 cells using a simulation time step of 1ps.
To achieve a better result a situation with 9,999 cascaded LC cells has
been simulated with a time step of 10 femtoseconds (SWAN).
Fig.14 Time domain and V-I plots related to a 9999-cells LC ladder
network simulated with a time step of 10 femtoseconds.
Copyright 2012 Piero Belforte November 20th 2012
13
This last circuit required the calculation of .5 Million points
(Megasample/waveform) for a network containing about 30,000
elements (including series adaptors). As can be pointed out from the plots
of Fig. 13, only in this situation a good agreement with TL distributed
model is obtained at the expense of a huge simulation effort that only
SWAN can afford with simulation times in the order of minutes.
A residual rise time increase of about 500fs and some ringing still affect
the output waveform with respect TL distributed model.
Voltage pulse stimulus
Similar comparative test can be carried out on TL models using a 500ps
(1ps edges) Voltage pulse stimulus in place of step input previously
shown. In this case the IV pattern of the exact SWAN model becomes a
cross instead of a rectangle. The results are shown in the following fig.14.
Copyright 2012 Piero Belforte November 20th 2012
14
Fig. 14 Comparative model tests using a 500ps Voltage pulse stimulus
Spice models of TL
Spice-derived simulators have several problems dealing with TL models.
Being based on resolution of NA (Nodal Analysis) equations, these
simulators assume no propagation of signals inside the circuit under
analysis. Variable time step control adds further problems in dealing with
fixed delays. To avoid these issues, very often TLs are approximated with
LC networks leading to signal distortions typical of this Kind of models as
previously pointed out. An example is shown in Fig. 15 where the voltage
pulse stimulus (500ps width) is applied to a TL of 50 ohm impedance and
1ns delay on a commercial version of Spice (LT Spice)
Copyright 2012 Piero Belforte November 20th 2012
15
Fig. 15 Results of LT Spice simulation of TL version of circuit of fig.14
(Yellow: Line input pulse, Violet: signal at the Line end )
In fig.15 the reflected pulses are affected by heavy progressive
distortions typical of a lumped model. The pulse edges slow down
progressively and overshoots/undershoots appear.
Some simulators, like MicroCap, use more accurate TL models and can
can work at fixed time steps, but the simulation times are order of
magnitudes higher than those of SWAN/DWS.
Even the simulation of lossless LC ladder networks are not so easy with
Spice. To keep the error to a minimum a very short fixed time step (10fs-
1ps) should be used also in this case. A comparison between SWAN and
MC10 simulation times are shown here:
http://www.youtube.com/watch?v=pTMBnvUChog
and here: http://www.youtube.com/watch?v=xJnA5ioAwb4
Even for this simple 10-cell test circuit the speedup factor of SWAN vs
MC10 is in the order of 70-100 at same accuracy level (differences less
than 1mV between the waveforms coming from the two simulators,
fig.16). This speedup increases if the number of cascaded cells increases.
Copyright 2012 Piero Belforte November 20th 2012
16
As shown previously SWAN can simulate a 9,999 cell LC network at 10fs
time step in minutes on a standard PC.
Fig. 16 Comparison of MC10 and SWAN/DWS simulations of a 10-LC cells
ladder circuit
Conclusions
In this paper a new method for evaluating Transmission Line simulative
models is presented. The effectiveness of this method, based on V-I plots,
has been demonstrated comparing TL lumped and distributed models,
both feasible with the SWAN/DWS simulator. Even if DWS has its
maximum effectiveness with distributed (exact) models, its advantages
over conventional NA circuit simulators are also impressive in case of
lumped parameter models. For these last models speedup factors of at
least 2 order of magnitudes have been observed with respect
conventional tools working at the same accuracy level. Large cell number
(up to 10K) models with femtosecond time step are out of reach of NA
tools.

More Related Content

What's hot

Ece 523 project – fully differential two stage telescopic op amp
Ece 523 project – fully differential two stage telescopic op ampEce 523 project – fully differential two stage telescopic op amp
Ece 523 project – fully differential two stage telescopic op ampKarthik Rathinavel
 
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADS
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADSSINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADS
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADSelelijjournal
 
Design and implementation of cmos rail to-rail operational amplifiers
Design and implementation of cmos rail to-rail operational amplifiersDesign and implementation of cmos rail to-rail operational amplifiers
Design and implementation of cmos rail to-rail operational amplifiersGrace Abraham
 
Two stage folded cascode op amp design in Cadence
Two stage folded cascode op amp design in CadenceTwo stage folded cascode op amp design in Cadence
Two stage folded cascode op amp design in CadenceKarthik Rathinavel
 
Design of a Two-Stage Single Ended CMOS Op-Amp
Design of a Two-Stage Single Ended CMOS Op-AmpDesign of a Two-Stage Single Ended CMOS Op-Amp
Design of a Two-Stage Single Ended CMOS Op-AmpSteven Ernst, PE
 
Two stage op amp design on cadence
Two stage op amp design on cadenceTwo stage op amp design on cadence
Two stage op amp design on cadenceHaowei Jiang
 
Lect2 up330 (100328)
Lect2 up330 (100328)Lect2 up330 (100328)
Lect2 up330 (100328)aicdesign
 
Analysis and Characterization of Different Comparator Topologies
Analysis and Characterization of Different Comparator TopologiesAnalysis and Characterization of Different Comparator Topologies
Analysis and Characterization of Different Comparator TopologiesAalay Kapadia
 
Differntial Input to Single Ended Output, Two stage Op-amp
Differntial Input to Single Ended Output, Two stage Op-ampDifferntial Input to Single Ended Output, Two stage Op-amp
Differntial Input to Single Ended Output, Two stage Op-ampKarthik Rathinavel
 
Two Stage Amplifier
Two Stage AmplifierTwo Stage Amplifier
Two Stage AmplifierJacob Ramey
 
Lect2 up310 (100328)
Lect2 up310 (100328)Lect2 up310 (100328)
Lect2 up310 (100328)aicdesign
 
Physical designing of low power operational amplifier
Physical designing of low power operational amplifierPhysical designing of low power operational amplifier
Physical designing of low power operational amplifierDevendra Kushwaha
 
Objective question eee
Objective question eeeObjective question eee
Objective question eeesatyajit1990
 
A novel voltage reference without the operational amplifier and resistors
A novel voltage reference without the operational amplifier and resistorsA novel voltage reference without the operational amplifier and resistors
A novel voltage reference without the operational amplifier and resistorsIJRES Journal
 

What's hot (19)

Ece 523 project – fully differential two stage telescopic op amp
Ece 523 project – fully differential two stage telescopic op ampEce 523 project – fully differential two stage telescopic op amp
Ece 523 project – fully differential two stage telescopic op amp
 
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADS
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADSSINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADS
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADS
 
Design and implementation of cmos rail to-rail operational amplifiers
Design and implementation of cmos rail to-rail operational amplifiersDesign and implementation of cmos rail to-rail operational amplifiers
Design and implementation of cmos rail to-rail operational amplifiers
 
Two stage folded cascode op amp design in Cadence
Two stage folded cascode op amp design in CadenceTwo stage folded cascode op amp design in Cadence
Two stage folded cascode op amp design in Cadence
 
electrical objective
electrical objectiveelectrical objective
electrical objective
 
Design of a Two-Stage Single Ended CMOS Op-Amp
Design of a Two-Stage Single Ended CMOS Op-AmpDesign of a Two-Stage Single Ended CMOS Op-Amp
Design of a Two-Stage Single Ended CMOS Op-Amp
 
Two stage op amp design on cadence
Two stage op amp design on cadenceTwo stage op amp design on cadence
Two stage op amp design on cadence
 
Lect2 up330 (100328)
Lect2 up330 (100328)Lect2 up330 (100328)
Lect2 up330 (100328)
 
Analysis and Characterization of Different Comparator Topologies
Analysis and Characterization of Different Comparator TopologiesAnalysis and Characterization of Different Comparator Topologies
Analysis and Characterization of Different Comparator Topologies
 
SET
SETSET
SET
 
Differntial Input to Single Ended Output, Two stage Op-amp
Differntial Input to Single Ended Output, Two stage Op-ampDifferntial Input to Single Ended Output, Two stage Op-amp
Differntial Input to Single Ended Output, Two stage Op-amp
 
Two Stage Amplifier
Two Stage AmplifierTwo Stage Amplifier
Two Stage Amplifier
 
Lect2 up310 (100328)
Lect2 up310 (100328)Lect2 up310 (100328)
Lect2 up310 (100328)
 
Uv CBPSD lab
Uv CBPSD labUv CBPSD lab
Uv CBPSD lab
 
Physical designing of low power operational amplifier
Physical designing of low power operational amplifierPhysical designing of low power operational amplifier
Physical designing of low power operational amplifier
 
Objective question eee
Objective question eeeObjective question eee
Objective question eee
 
analog pro.pptx
analog pro.pptxanalog pro.pptx
analog pro.pptx
 
Project 2 Cascode
Project 2 CascodeProject 2 Cascode
Project 2 Cascode
 
A novel voltage reference without the operational amplifier and resistors
A novel voltage reference without the operational amplifier and resistorsA novel voltage reference without the operational amplifier and resistors
A novel voltage reference without the operational amplifier and resistors
 

Viewers also liked

Cseltmuseum expanded post records from june 9 2015 to june 19 2015
Cseltmuseum expanded post records from june 9 2015 to june 19 2015 Cseltmuseum expanded post records from june 9 2015 to june 19 2015
Cseltmuseum expanded post records from june 9 2015 to june 19 2015 Piero Belforte
 
1990 pb historical_brochure_high_performance_systems
1990 pb historical_brochure_high_performance_systems1990 pb historical_brochure_high_performance_systems
1990 pb historical_brochure_high_performance_systemsPiero Belforte
 
2007 biased reflectometry_international_zurich_congress_on_emc_september_2007
2007 biased reflectometry_international_zurich_congress_on_emc_september_20072007 biased reflectometry_international_zurich_congress_on_emc_september_2007
2007 biased reflectometry_international_zurich_congress_on_emc_september_2007Piero Belforte
 
DVW (Digital Wave Viewer) user manual
DVW (Digital Wave Viewer) user manualDVW (Digital Wave Viewer) user manual
DVW (Digital Wave Viewer) user manualPiero Belforte
 
2012 trasmission line approximation using lc cells pb_dws
2012 trasmission line approximation using lc cells pb_dws2012 trasmission line approximation using lc cells pb_dws
2012 trasmission line approximation using lc cells pb_dwsPiero Belforte
 
1993 dwn simulations_of_a_digital_crossconnect
1993 dwn simulations_of_a_digital_crossconnect1993 dwn simulations_of_a_digital_crossconnect
1993 dwn simulations_of_a_digital_crossconnectPiero Belforte
 
1993 new modelling&simulation_environment_pb_gen_1993_full_slide_collection
1993 new modelling&simulation_environment_pb_gen_1993_full_slide_collection1993 new modelling&simulation_environment_pb_gen_1993_full_slide_collection
1993 new modelling&simulation_environment_pb_gen_1993_full_slide_collectionPiero Belforte
 
1991 pb historical_an_microwave_mixers_dwn
1991 pb historical_an_microwave_mixers_dwn1991 pb historical_an_microwave_mixers_dwn
1991 pb historical_an_microwave_mixers_dwnPiero Belforte
 
1990 pb historical_brochure_pcb_post_layout
1990 pb historical_brochure_pcb_post_layout1990 pb historical_brochure_pcb_post_layout
1990 pb historical_brochure_pcb_post_layoutPiero Belforte
 
1991 optical interconnects_piero_belforte
1991 optical interconnects_piero_belforte1991 optical interconnects_piero_belforte
1991 optical interconnects_piero_belfortePiero Belforte
 
2000 lvds dwn_thris_macromodels_pb_fm
2000 lvds dwn_thris_macromodels_pb_fm2000 lvds dwn_thris_macromodels_pb_fm
2000 lvds dwn_thris_macromodels_pb_fmPiero Belforte
 
Spicy Schematics Facebook Post Collection_Nov. 2012- Feb. 2015
Spicy Schematics Facebook Post Collection_Nov. 2012-  Feb. 2015Spicy Schematics Facebook Post Collection_Nov. 2012-  Feb. 2015
Spicy Schematics Facebook Post Collection_Nov. 2012- Feb. 2015Piero Belforte
 
SWAN/DWS micro-behavioral power/gnd plane modelling.
SWAN/DWS micro-behavioral power/gnd plane modelling.SWAN/DWS micro-behavioral power/gnd plane modelling.
SWAN/DWS micro-behavioral power/gnd plane modelling.Piero Belforte
 
Cseltmuseum post records_dec.2012-july2013
Cseltmuseum post records_dec.2012-july2013Cseltmuseum post records_dec.2012-july2013
Cseltmuseum post records_dec.2012-july2013Piero Belforte
 
2013 pb rg58 coax cable models and measurements
2013 pb rg58 coax cable models and measurements2013 pb rg58 coax cable models and measurements
2013 pb rg58 coax cable models and measurementsPiero Belforte
 
1975 it new_method_for_electrical_simulation_using_digital_wave_filters(it)_a...
1975 it new_method_for_electrical_simulation_using_digital_wave_filters(it)_a...1975 it new_method_for_electrical_simulation_using_digital_wave_filters(it)_a...
1975 it new_method_for_electrical_simulation_using_digital_wave_filters(it)_a...Piero Belforte
 
DWS MODELING OF MULTICONDUCTOR TRANSMISSION LINES
DWS MODELING OF MULTICONDUCTOR TRANSMISSION LINESDWS MODELING OF MULTICONDUCTOR TRANSMISSION LINES
DWS MODELING OF MULTICONDUCTOR TRANSMISSION LINESPiero Belforte
 
RTB: BIDIRECTIONAL TRANSCEIVER (ESSCIRC85)
RTB: BIDIRECTIONAL TRANSCEIVER (ESSCIRC85)RTB: BIDIRECTIONAL TRANSCEIVER (ESSCIRC85)
RTB: BIDIRECTIONAL TRANSCEIVER (ESSCIRC85)Piero Belforte
 
2000 fm pb_easyscan_emission_maps_sim_vs_measure (1)
2000 fm pb_easyscan_emission_maps_sim_vs_measure (1)2000 fm pb_easyscan_emission_maps_sim_vs_measure (1)
2000 fm pb_easyscan_emission_maps_sim_vs_measure (1)Piero Belforte
 

Viewers also liked (20)

Cseltmuseum expanded post records from june 9 2015 to june 19 2015
Cseltmuseum expanded post records from june 9 2015 to june 19 2015 Cseltmuseum expanded post records from june 9 2015 to june 19 2015
Cseltmuseum expanded post records from june 9 2015 to june 19 2015
 
1990 pb historical_brochure_high_performance_systems
1990 pb historical_brochure_high_performance_systems1990 pb historical_brochure_high_performance_systems
1990 pb historical_brochure_high_performance_systems
 
2007 biased reflectometry_international_zurich_congress_on_emc_september_2007
2007 biased reflectometry_international_zurich_congress_on_emc_september_20072007 biased reflectometry_international_zurich_congress_on_emc_september_2007
2007 biased reflectometry_international_zurich_congress_on_emc_september_2007
 
DVW (Digital Wave Viewer) user manual
DVW (Digital Wave Viewer) user manualDVW (Digital Wave Viewer) user manual
DVW (Digital Wave Viewer) user manual
 
2012 trasmission line approximation using lc cells pb_dws
2012 trasmission line approximation using lc cells pb_dws2012 trasmission line approximation using lc cells pb_dws
2012 trasmission line approximation using lc cells pb_dws
 
1993 dwn simulations_of_a_digital_crossconnect
1993 dwn simulations_of_a_digital_crossconnect1993 dwn simulations_of_a_digital_crossconnect
1993 dwn simulations_of_a_digital_crossconnect
 
1993 new modelling&simulation_environment_pb_gen_1993_full_slide_collection
1993 new modelling&simulation_environment_pb_gen_1993_full_slide_collection1993 new modelling&simulation_environment_pb_gen_1993_full_slide_collection
1993 new modelling&simulation_environment_pb_gen_1993_full_slide_collection
 
1991 pb historical_an_microwave_mixers_dwn
1991 pb historical_an_microwave_mixers_dwn1991 pb historical_an_microwave_mixers_dwn
1991 pb historical_an_microwave_mixers_dwn
 
1990 pb historical_brochure_pcb_post_layout
1990 pb historical_brochure_pcb_post_layout1990 pb historical_brochure_pcb_post_layout
1990 pb historical_brochure_pcb_post_layout
 
1991 optical interconnects_piero_belforte
1991 optical interconnects_piero_belforte1991 optical interconnects_piero_belforte
1991 optical interconnects_piero_belforte
 
2000 lvds dwn_thris_macromodels_pb_fm
2000 lvds dwn_thris_macromodels_pb_fm2000 lvds dwn_thris_macromodels_pb_fm
2000 lvds dwn_thris_macromodels_pb_fm
 
Spicy Schematics Facebook Post Collection_Nov. 2012- Feb. 2015
Spicy Schematics Facebook Post Collection_Nov. 2012-  Feb. 2015Spicy Schematics Facebook Post Collection_Nov. 2012-  Feb. 2015
Spicy Schematics Facebook Post Collection_Nov. 2012- Feb. 2015
 
DWS 8.5 USER MANUAL
DWS 8.5 USER MANUALDWS 8.5 USER MANUAL
DWS 8.5 USER MANUAL
 
SWAN/DWS micro-behavioral power/gnd plane modelling.
SWAN/DWS micro-behavioral power/gnd plane modelling.SWAN/DWS micro-behavioral power/gnd plane modelling.
SWAN/DWS micro-behavioral power/gnd plane modelling.
 
Cseltmuseum post records_dec.2012-july2013
Cseltmuseum post records_dec.2012-july2013Cseltmuseum post records_dec.2012-july2013
Cseltmuseum post records_dec.2012-july2013
 
2013 pb rg58 coax cable models and measurements
2013 pb rg58 coax cable models and measurements2013 pb rg58 coax cable models and measurements
2013 pb rg58 coax cable models and measurements
 
1975 it new_method_for_electrical_simulation_using_digital_wave_filters(it)_a...
1975 it new_method_for_electrical_simulation_using_digital_wave_filters(it)_a...1975 it new_method_for_electrical_simulation_using_digital_wave_filters(it)_a...
1975 it new_method_for_electrical_simulation_using_digital_wave_filters(it)_a...
 
DWS MODELING OF MULTICONDUCTOR TRANSMISSION LINES
DWS MODELING OF MULTICONDUCTOR TRANSMISSION LINESDWS MODELING OF MULTICONDUCTOR TRANSMISSION LINES
DWS MODELING OF MULTICONDUCTOR TRANSMISSION LINES
 
RTB: BIDIRECTIONAL TRANSCEIVER (ESSCIRC85)
RTB: BIDIRECTIONAL TRANSCEIVER (ESSCIRC85)RTB: BIDIRECTIONAL TRANSCEIVER (ESSCIRC85)
RTB: BIDIRECTIONAL TRANSCEIVER (ESSCIRC85)
 
2000 fm pb_easyscan_emission_maps_sim_vs_measure (1)
2000 fm pb_easyscan_emission_maps_sim_vs_measure (1)2000 fm pb_easyscan_emission_maps_sim_vs_measure (1)
2000 fm pb_easyscan_emission_maps_sim_vs_measure (1)
 

Similar to 2012 pb vi trajectory plots for transmission line models evaluation

2013 pb prediction of rise time errors of a cascade of equal behavioral cells.
2013 pb prediction of  rise time errors of a cascade of equal behavioral cells.2013 pb prediction of  rise time errors of a cascade of equal behavioral cells.
2013 pb prediction of rise time errors of a cascade of equal behavioral cells.Piero Belforte
 
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic ControlSimulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic ControlEditor IJCATR
 
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic ControlSimulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic ControlEditor IJCATR
 
A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error...
A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error...A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error...
A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error...VLSICS Design
 
TDR-BASED DWS MODELING OF PASSIVE COMPONENTS
TDR-BASED DWS MODELING OF PASSIVE COMPONENTSTDR-BASED DWS MODELING OF PASSIVE COMPONENTS
TDR-BASED DWS MODELING OF PASSIVE COMPONENTSPiero Belforte
 
Vlsics040303LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP
Vlsics040303LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOPVlsics040303LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP
Vlsics040303LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOPVLSICS Design
 
Design of a Low-Power 1.65 GBPS Data Channel for HDMI Transmitter
Design of a Low-Power 1.65 GBPS Data Channel for HDMI TransmitterDesign of a Low-Power 1.65 GBPS Data Channel for HDMI Transmitter
Design of a Low-Power 1.65 GBPS Data Channel for HDMI TransmitterVLSICS Design
 
Project_Kaveh & Mohammad
Project_Kaveh & MohammadProject_Kaveh & Mohammad
Project_Kaveh & MohammadKaveh Dehno
 
Analysis of Multilevel Inverter using Bipolar and Unipolar Switching Schemes ...
Analysis of Multilevel Inverter using Bipolar and Unipolar Switching Schemes ...Analysis of Multilevel Inverter using Bipolar and Unipolar Switching Schemes ...
Analysis of Multilevel Inverter using Bipolar and Unipolar Switching Schemes ...ijsrd.com
 
Transient Recovery Voltage Test Results of a 25 MVA Saturable-Core Fault Curr...
Transient Recovery Voltage Test Results of a 25 MVA Saturable-Core Fault Curr...Transient Recovery Voltage Test Results of a 25 MVA Saturable-Core Fault Curr...
Transient Recovery Voltage Test Results of a 25 MVA Saturable-Core Fault Curr...Franco Moriconi
 
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...VLSICS Design
 
A 20 gbs injection locked clock and data recovery circuit
A 20 gbs injection locked clock and data recovery circuitA 20 gbs injection locked clock and data recovery circuit
A 20 gbs injection locked clock and data recovery circuitVLSICS Design
 
FAULT ANALYSIS USING PSCAD/EMTDC for 150 kV SOUTH SULAWESI TRANSMISSION SYSTEM
 FAULT ANALYSIS USING PSCAD/EMTDC for 150 kV SOUTH SULAWESI TRANSMISSION SYSTEM FAULT ANALYSIS USING PSCAD/EMTDC for 150 kV SOUTH SULAWESI TRANSMISSION SYSTEM
FAULT ANALYSIS USING PSCAD/EMTDC for 150 kV SOUTH SULAWESI TRANSMISSION SYSTEMPoliteknik Negeri Ujung Pandang
 
ECE 312 Current Feedback Operational Amplifier (final project)
ECE 312 Current Feedback Operational Amplifier (final project)ECE 312 Current Feedback Operational Amplifier (final project)
ECE 312 Current Feedback Operational Amplifier (final project)Jonathan Lepp
 
educational pwm inverter pulse generator
educational pwm inverter pulse generatoreducational pwm inverter pulse generator
educational pwm inverter pulse generatorEleftheriosSamiotis1
 
Design of a novel current balanced voltage controlled delay element
Design of a novel current balanced voltage controlled delay elementDesign of a novel current balanced voltage controlled delay element
Design of a novel current balanced voltage controlled delay elementVLSICS Design
 

Similar to 2012 pb vi trajectory plots for transmission line models evaluation (20)

2013 pb prediction of rise time errors of a cascade of equal behavioral cells.
2013 pb prediction of  rise time errors of a cascade of equal behavioral cells.2013 pb prediction of  rise time errors of a cascade of equal behavioral cells.
2013 pb prediction of rise time errors of a cascade of equal behavioral cells.
 
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic ControlSimulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
 
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic ControlSimulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
 
A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error...
A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error...A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error...
A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error...
 
TDR-BASED DWS MODELING OF PASSIVE COMPONENTS
TDR-BASED DWS MODELING OF PASSIVE COMPONENTSTDR-BASED DWS MODELING OF PASSIVE COMPONENTS
TDR-BASED DWS MODELING OF PASSIVE COMPONENTS
 
research_report (1)
research_report (1)research_report (1)
research_report (1)
 
Vlsics040303LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP
Vlsics040303LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOPVlsics040303LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP
Vlsics040303LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP
 
Design of a Low-Power 1.65 GBPS Data Channel for HDMI Transmitter
Design of a Low-Power 1.65 GBPS Data Channel for HDMI TransmitterDesign of a Low-Power 1.65 GBPS Data Channel for HDMI Transmitter
Design of a Low-Power 1.65 GBPS Data Channel for HDMI Transmitter
 
Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low P...
Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low P...Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low P...
Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low P...
 
Ma3 1 i
Ma3 1 iMa3 1 i
Ma3 1 i
 
Project_Kaveh & Mohammad
Project_Kaveh & MohammadProject_Kaveh & Mohammad
Project_Kaveh & Mohammad
 
Analysis of Multilevel Inverter using Bipolar and Unipolar Switching Schemes ...
Analysis of Multilevel Inverter using Bipolar and Unipolar Switching Schemes ...Analysis of Multilevel Inverter using Bipolar and Unipolar Switching Schemes ...
Analysis of Multilevel Inverter using Bipolar and Unipolar Switching Schemes ...
 
DE_Final1
DE_Final1DE_Final1
DE_Final1
 
Transient Recovery Voltage Test Results of a 25 MVA Saturable-Core Fault Curr...
Transient Recovery Voltage Test Results of a 25 MVA Saturable-Core Fault Curr...Transient Recovery Voltage Test Results of a 25 MVA Saturable-Core Fault Curr...
Transient Recovery Voltage Test Results of a 25 MVA Saturable-Core Fault Curr...
 
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...
 
A 20 gbs injection locked clock and data recovery circuit
A 20 gbs injection locked clock and data recovery circuitA 20 gbs injection locked clock and data recovery circuit
A 20 gbs injection locked clock and data recovery circuit
 
FAULT ANALYSIS USING PSCAD/EMTDC for 150 kV SOUTH SULAWESI TRANSMISSION SYSTEM
 FAULT ANALYSIS USING PSCAD/EMTDC for 150 kV SOUTH SULAWESI TRANSMISSION SYSTEM FAULT ANALYSIS USING PSCAD/EMTDC for 150 kV SOUTH SULAWESI TRANSMISSION SYSTEM
FAULT ANALYSIS USING PSCAD/EMTDC for 150 kV SOUTH SULAWESI TRANSMISSION SYSTEM
 
ECE 312 Current Feedback Operational Amplifier (final project)
ECE 312 Current Feedback Operational Amplifier (final project)ECE 312 Current Feedback Operational Amplifier (final project)
ECE 312 Current Feedback Operational Amplifier (final project)
 
educational pwm inverter pulse generator
educational pwm inverter pulse generatoreducational pwm inverter pulse generator
educational pwm inverter pulse generator
 
Design of a novel current balanced voltage controlled delay element
Design of a novel current balanced voltage controlled delay elementDesign of a novel current balanced voltage controlled delay element
Design of a novel current balanced voltage controlled delay element
 

More from Piero Belforte

Simulation-modeling matrix
Simulation-modeling matrixSimulation-modeling matrix
Simulation-modeling matrixPiero Belforte
 
Frequency domain behavior of S-parameters piecewise-linear fitting in a digit...
Frequency domain behavior of S-parameters piecewise-linear fitting in a digit...Frequency domain behavior of S-parameters piecewise-linear fitting in a digit...
Frequency domain behavior of S-parameters piecewise-linear fitting in a digit...Piero Belforte
 
3 experimental wideband_characterization_of_a parallel-plate_capacitor
3 experimental wideband_characterization_of_a parallel-plate_capacitor3 experimental wideband_characterization_of_a parallel-plate_capacitor
3 experimental wideband_characterization_of_a parallel-plate_capacitorPiero Belforte
 
Automated Piecewise-Linear Fitting of S-Parameters step-response (PWLFIT) for...
Automated Piecewise-Linear Fitting of S-Parameters step-response (PWLFIT) for...Automated Piecewise-Linear Fitting of S-Parameters step-response (PWLFIT) for...
Automated Piecewise-Linear Fitting of S-Parameters step-response (PWLFIT) for...Piero Belforte
 
Cseltmuseum post records from September 2018 to January2019
Cseltmuseum post records from September 2018 to January2019Cseltmuseum post records from September 2018 to January2019
Cseltmuseum post records from September 2018 to January2019Piero Belforte
 
Cseltmuseum post records August2018
Cseltmuseum post records August2018Cseltmuseum post records August2018
Cseltmuseum post records August2018Piero Belforte
 
Cseltmuseum post records July 2018
Cseltmuseum post records July 2018Cseltmuseum post records July 2018
Cseltmuseum post records July 2018Piero Belforte
 
Multigigabit modeling of hi safe+ flying probe fp011
Multigigabit modeling of hi safe+ flying probe fp011Multigigabit modeling of hi safe+ flying probe fp011
Multigigabit modeling of hi safe+ flying probe fp011Piero Belforte
 
Cseltmuseum post records June 2018
Cseltmuseum post records June 2018Cseltmuseum post records June 2018
Cseltmuseum post records June 2018Piero Belforte
 
CSELTMUSEUM POST RECORDS MAY 2018
CSELTMUSEUM POST RECORDS MAY 2018CSELTMUSEUM POST RECORDS MAY 2018
CSELTMUSEUM POST RECORDS MAY 2018Piero Belforte
 
CSELTMUSEUM POST RECORDS APRIL 2018
CSELTMUSEUM POST RECORDS APRIL 2018CSELTMUSEUM POST RECORDS APRIL 2018
CSELTMUSEUM POST RECORDS APRIL 2018Piero Belforte
 
CSELTMUSEUM post records March_2018
CSELTMUSEUM  post records March_2018CSELTMUSEUM  post records March_2018
CSELTMUSEUM post records March_2018Piero Belforte
 
CSELTMUSEUM POST RECORDS FEBRUARY 2018
CSELTMUSEUM POST RECORDS FEBRUARY  2018CSELTMUSEUM POST RECORDS FEBRUARY  2018
CSELTMUSEUM POST RECORDS FEBRUARY 2018Piero Belforte
 
CSELTMUSEUM POST RECORDS JANUARY 2018
CSELTMUSEUM POST RECORDS JANUARY 2018CSELTMUSEUM POST RECORDS JANUARY 2018
CSELTMUSEUM POST RECORDS JANUARY 2018Piero Belforte
 
CSELTMUSEUM expanded post records, December 2017
CSELTMUSEUM expanded post records, December 2017CSELTMUSEUM expanded post records, December 2017
CSELTMUSEUM expanded post records, December 2017Piero Belforte
 
HDT (High Design Technology) related content on Cseltmuseum Dec. 13 2017
HDT (High Design Technology) related content on Cseltmuseum  Dec. 13 2017HDT (High Design Technology) related content on Cseltmuseum  Dec. 13 2017
HDT (High Design Technology) related content on Cseltmuseum Dec. 13 2017Piero Belforte
 
HiSAFE related content on Cseltmuseum Dec. 13 2017
HiSAFE related content on Cseltmuseum Dec. 13 2017 HiSAFE related content on Cseltmuseum Dec. 13 2017
HiSAFE related content on Cseltmuseum Dec. 13 2017 Piero Belforte
 
CSELTMUSEUM post record August to December 2017
 CSELTMUSEUM post record August to December 2017 CSELTMUSEUM post record August to December 2017
CSELTMUSEUM post record August to December 2017Piero Belforte
 
Piero Belforte related presentations on slideplayer.com july 12 2017
Piero Belforte related presentations on slideplayer.com july 12 2017Piero Belforte related presentations on slideplayer.com july 12 2017
Piero Belforte related presentations on slideplayer.com july 12 2017Piero Belforte
 
Collection of Cselt related presentations on slideplayer.com by_Piero_Belfort...
Collection of Cselt related presentations on slideplayer.com by_Piero_Belfort...Collection of Cselt related presentations on slideplayer.com by_Piero_Belfort...
Collection of Cselt related presentations on slideplayer.com by_Piero_Belfort...Piero Belforte
 

More from Piero Belforte (20)

Simulation-modeling matrix
Simulation-modeling matrixSimulation-modeling matrix
Simulation-modeling matrix
 
Frequency domain behavior of S-parameters piecewise-linear fitting in a digit...
Frequency domain behavior of S-parameters piecewise-linear fitting in a digit...Frequency domain behavior of S-parameters piecewise-linear fitting in a digit...
Frequency domain behavior of S-parameters piecewise-linear fitting in a digit...
 
3 experimental wideband_characterization_of_a parallel-plate_capacitor
3 experimental wideband_characterization_of_a parallel-plate_capacitor3 experimental wideband_characterization_of_a parallel-plate_capacitor
3 experimental wideband_characterization_of_a parallel-plate_capacitor
 
Automated Piecewise-Linear Fitting of S-Parameters step-response (PWLFIT) for...
Automated Piecewise-Linear Fitting of S-Parameters step-response (PWLFIT) for...Automated Piecewise-Linear Fitting of S-Parameters step-response (PWLFIT) for...
Automated Piecewise-Linear Fitting of S-Parameters step-response (PWLFIT) for...
 
Cseltmuseum post records from September 2018 to January2019
Cseltmuseum post records from September 2018 to January2019Cseltmuseum post records from September 2018 to January2019
Cseltmuseum post records from September 2018 to January2019
 
Cseltmuseum post records August2018
Cseltmuseum post records August2018Cseltmuseum post records August2018
Cseltmuseum post records August2018
 
Cseltmuseum post records July 2018
Cseltmuseum post records July 2018Cseltmuseum post records July 2018
Cseltmuseum post records July 2018
 
Multigigabit modeling of hi safe+ flying probe fp011
Multigigabit modeling of hi safe+ flying probe fp011Multigigabit modeling of hi safe+ flying probe fp011
Multigigabit modeling of hi safe+ flying probe fp011
 
Cseltmuseum post records June 2018
Cseltmuseum post records June 2018Cseltmuseum post records June 2018
Cseltmuseum post records June 2018
 
CSELTMUSEUM POST RECORDS MAY 2018
CSELTMUSEUM POST RECORDS MAY 2018CSELTMUSEUM POST RECORDS MAY 2018
CSELTMUSEUM POST RECORDS MAY 2018
 
CSELTMUSEUM POST RECORDS APRIL 2018
CSELTMUSEUM POST RECORDS APRIL 2018CSELTMUSEUM POST RECORDS APRIL 2018
CSELTMUSEUM POST RECORDS APRIL 2018
 
CSELTMUSEUM post records March_2018
CSELTMUSEUM  post records March_2018CSELTMUSEUM  post records March_2018
CSELTMUSEUM post records March_2018
 
CSELTMUSEUM POST RECORDS FEBRUARY 2018
CSELTMUSEUM POST RECORDS FEBRUARY  2018CSELTMUSEUM POST RECORDS FEBRUARY  2018
CSELTMUSEUM POST RECORDS FEBRUARY 2018
 
CSELTMUSEUM POST RECORDS JANUARY 2018
CSELTMUSEUM POST RECORDS JANUARY 2018CSELTMUSEUM POST RECORDS JANUARY 2018
CSELTMUSEUM POST RECORDS JANUARY 2018
 
CSELTMUSEUM expanded post records, December 2017
CSELTMUSEUM expanded post records, December 2017CSELTMUSEUM expanded post records, December 2017
CSELTMUSEUM expanded post records, December 2017
 
HDT (High Design Technology) related content on Cseltmuseum Dec. 13 2017
HDT (High Design Technology) related content on Cseltmuseum  Dec. 13 2017HDT (High Design Technology) related content on Cseltmuseum  Dec. 13 2017
HDT (High Design Technology) related content on Cseltmuseum Dec. 13 2017
 
HiSAFE related content on Cseltmuseum Dec. 13 2017
HiSAFE related content on Cseltmuseum Dec. 13 2017 HiSAFE related content on Cseltmuseum Dec. 13 2017
HiSAFE related content on Cseltmuseum Dec. 13 2017
 
CSELTMUSEUM post record August to December 2017
 CSELTMUSEUM post record August to December 2017 CSELTMUSEUM post record August to December 2017
CSELTMUSEUM post record August to December 2017
 
Piero Belforte related presentations on slideplayer.com july 12 2017
Piero Belforte related presentations on slideplayer.com july 12 2017Piero Belforte related presentations on slideplayer.com july 12 2017
Piero Belforte related presentations on slideplayer.com july 12 2017
 
Collection of Cselt related presentations on slideplayer.com by_Piero_Belfort...
Collection of Cselt related presentations on slideplayer.com by_Piero_Belfort...Collection of Cselt related presentations on slideplayer.com by_Piero_Belfort...
Collection of Cselt related presentations on slideplayer.com by_Piero_Belfort...
 

Recently uploaded

Build your next Gen AI Breakthrough - April 2024
Build your next Gen AI Breakthrough - April 2024Build your next Gen AI Breakthrough - April 2024
Build your next Gen AI Breakthrough - April 2024Neo4j
 
Artificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraArtificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraDeakin University
 
Pigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping ElbowsPigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping ElbowsPigging Solutions
 
Pigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions
 
SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024Scott Keck-Warren
 
Benefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other FrameworksBenefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other FrameworksSoftradix Technologies
 
Snow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter RoadsSnow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter RoadsHyundai Motor Group
 
New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024BookNet Canada
 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machinePadma Pradeep
 
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 3652toLead Limited
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Scott Keck-Warren
 
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)Wonjun Hwang
 
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
"Federated learning: out of reach no matter how close",Oleksandr LapshynFwdays
 
My Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationMy Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationRidwan Fadjar
 
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphSIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphNeo4j
 
APIForce Zurich 5 April Automation LPDG
APIForce Zurich 5 April  Automation LPDGAPIForce Zurich 5 April  Automation LPDG
APIForce Zurich 5 April Automation LPDGMarianaLemus7
 

Recently uploaded (20)

Build your next Gen AI Breakthrough - April 2024
Build your next Gen AI Breakthrough - April 2024Build your next Gen AI Breakthrough - April 2024
Build your next Gen AI Breakthrough - April 2024
 
Artificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraArtificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning era
 
Pigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping ElbowsPigging Solutions Piggable Sweeping Elbows
Pigging Solutions Piggable Sweeping Elbows
 
Hot Sexy call girls in Panjabi Bagh 🔝 9953056974 🔝 Delhi escort Service
Hot Sexy call girls in Panjabi Bagh 🔝 9953056974 🔝 Delhi escort ServiceHot Sexy call girls in Panjabi Bagh 🔝 9953056974 🔝 Delhi escort Service
Hot Sexy call girls in Panjabi Bagh 🔝 9953056974 🔝 Delhi escort Service
 
Pigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food ManufacturingPigging Solutions in Pet Food Manufacturing
Pigging Solutions in Pet Food Manufacturing
 
SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024SQL Database Design For Developers at php[tek] 2024
SQL Database Design For Developers at php[tek] 2024
 
DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special EditionDMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
 
Benefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other FrameworksBenefits Of Flutter Compared To Other Frameworks
Benefits Of Flutter Compared To Other Frameworks
 
Snow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter RoadsSnow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter Roads
 
New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
 
Install Stable Diffusion in windows machine
Install Stable Diffusion in windows machineInstall Stable Diffusion in windows machine
Install Stable Diffusion in windows machine
 
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
 
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
 
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
"Federated learning: out of reach no matter how close",Oleksandr Lapshyn
 
Vulnerability_Management_GRC_by Sohang Sengupta.pptx
Vulnerability_Management_GRC_by Sohang Sengupta.pptxVulnerability_Management_GRC_by Sohang Sengupta.pptx
Vulnerability_Management_GRC_by Sohang Sengupta.pptx
 
My Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationMy Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 Presentation
 
The transition to renewables in India.pdf
The transition to renewables in India.pdfThe transition to renewables in India.pdf
The transition to renewables in India.pdf
 
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphSIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
 
APIForce Zurich 5 April Automation LPDG
APIForce Zurich 5 April  Automation LPDGAPIForce Zurich 5 April  Automation LPDG
APIForce Zurich 5 April Automation LPDG
 

2012 pb vi trajectory plots for transmission line models evaluation

  • 1. Copyright 2012 Piero Belforte November 20th 2012 1 V-I trajectory plots for Transmission Line models evaluation A comparative analysis between an exact distributed model and the equivalent LC lumped model of a transmission line (TL) is shown. In a previous paper the comparison is made using Worst Case Eye Diagrams https://docs.google.com/file/d/0BxZqV10CSiNS1JwTnc1NVIyTWs/edit. Here a method based on the Voltage/Current (V-I) trajectories at line ports is presented. The reference test circuit is the following: Fig.1 Comparative test circuit
  • 2. Copyright 2012 Piero Belforte November 20th 2012 2 The lumped model is built up using 10 LC cells is shown here: Fig.2 Basic LC cell used for the 10-cell model of the TL The resulting Impedance √L0/C0 is 50 ohm and the cell delay is √L0*C0= 100ps/cell for a total equivalent delay of 1ns. The exact model is created using the TL primitive of DWS (Digital Wave Simulator). As test stimulus a voltage step of amplitude 1V and 1ps rise time is applied to both test configurations. The signal propagates trhough the line and is reflected back by the open termination (R0,R1= 100 Gigaohms). When arrives at generator's end it is inverted and totally reflected forward by the 0 impedance of the generator. The evolution of persistent oscillations occurring in both configurations (no dissipative element is present in the circuits) points out the approximation of the lumped model versus the exact SWAN model of the TL. The two models are simulated simultaneously using a sim tstep of 1ps using the tool SpicySWAN set in SWAN mode.
  • 3. Copyright 2012 Piero Belforte November 20th 2012 3 Here the SWAN netlist extracted from the test circuit : Fig.3 SWAN (DWS) netlist extracted form the circuit of fig.1 Simulation results are shown here as a multiplot: Fig. 4 Multiplot of sim results coming from circuit of fig. 1
  • 4. Copyright 2012 Piero Belforte November 20th 2012 4 Plotting the voltage VOUT_2=V(3) at TL's output port versus the current flowing into the generator V1= I(V1,1) the following V-I trajectory is obtained: Fig. 5 V-I trajectory related to TL SWAN model TSTOP= 50ns tstep=1ps (20Ksamples plotted, 2.5ps plt step) Fig. 6 V-I trajectory related to approximated 10-cell LC model, TSTOP= 50ns tstep=1ps (20Ksamples plotted, 2.5ps plt step)
  • 5. Copyright 2012 Piero Belforte November 20th 2012 5 Increasing the simulation time window the following trajectory is obtained: Fig. 7 V-I trajectory related to approximated 10-cell LC model, TSTOP= 500ns tstep=1ps (.5Megasamples calculated, 20Ksamples plotted, 2.5ps plt step)
  • 6. Copyright 2012 Piero Belforte November 20th 2012 6 Comparing previous results using the same scale the result shown in the following fig.8 is obtained. Fig.8 Comparative images showing the V-I trajectories related to circuit LC_CHAIN_TL plotted with the same I and V scales. In the previous fig.8 in yellow the inner area of trajectory envelope is highlighted. This area is perfectly rectangular in the ideal case (SWAN model of TL). For the 10 LC-cell model this area is no more rectangular and becomes smaller because waveform distortion increases increasing the time window of the analysis.
  • 7. Copyright 2012 Piero Belforte November 20th 2012 7 Analysis after 5 Million reflections To stress both models and SWAN algorithms the simulative analysis has been extended to simulation times in the order of milliseconds with a time step of 5ps. In particular the following results refer to a time window of 500 nanoseconds between 5 and 5.0005 msec. 1 BILLION time points (1 Gigasample/waveform) have been calculated and 100ksamples/waveform are plotted (plotting step: 5ps). The simulation elapsed time is a few minutes on a standard PC. Fig. 9 Netlist related to comparative test circuit In the netlist shown in fig. 9, the GMIN/GMAX options of DWS are set to values exceeding default values in order to keep power dissipation at both ends of the line to a minimum. These setting lead to a generator resistance of 1 nanoohm and termination resistance of 1 Teraohm (1000 Gigaohm). The instantaneous powers entering the generators P(V1,1) P(V0,10001) are also calculated by DWS.
  • 8. Copyright 2012 Piero Belforte November 20th 2012 8 Fig. 10 Simulated waveforms related to netlist of fig 9 The power at generator V1 port has peak values of 19.95mW that means 50uW less than the value exchanged with the line at the first reflections. After about 5Million reflections 50uW is the power loss due to GMIN and GMAX settings and dissipated at non ideal (zero and infinite) line terminations.
  • 9. Copyright 2012 Piero Belforte November 20th 2012 9 Fig 11 V-P (Voltage-Power) plots related to LC_CHAIN_TL test circuit after 5msec from the start (5 Million back and forth reflections). From V-P plots of fig. 11 it can be pointed out a still near ideal rectangular diagram for SWAN TL (the 50uW dissipated power is negligible at this scale). The random oscillations of power exchanged in LC model have still a behavior similar to that of the beginning of oscillations because also in this time window the power dissipated at terminations is still negligible.
  • 10. Copyright 2012 Piero Belforte November 20th 2012 10 Lumped LC model with higher number of cells. A similar comparative analysis can be performed increasing the number of LC cells of the TL lumped model. Both a 100-cell and a 1000-cell models have been analyzed in SWAN mode. L and C values are obviously decreased by a factor 1/10 and 1/100 with respect the 10-cell situation in order to maintain the same equivalent Z0 and TD of the equivalent TL. To keep the delay error to a minimum the cell inductance is modeled using a serial adaptor instead of the standard link model. This model called also "stub" model is equivalent to the trapezoidal rule of integration of inductance equations. Fig. 12 LC cell using a Serial Adaptor stub model of the inductor equivalent to the trapezoidal rule of integration. The SERIAL ADAPTOR (AS0) is a SWAN/DWS specific element that places the net connected at its third node (port) in SERIES between the other two nodes of the adaptor. Even if this stub model requires two SWAN circuit elements (adaptor and inductor), it has the advantage of minimizing the delay error of "LINK" default model of the inductor, equivalent to a unit-delay (tstep) TL. This advantage can be particularly useful when several LC cells are connected in series in a CHAIN as happens for the Spice-like lumped model of TL.
  • 11. Copyright 2012 Piero Belforte November 20th 2012 11 Fig. 13 IV trajectories related to several implementations of the lumped model Transmission Line (SWAN).
  • 12. Copyright 2012 Piero Belforte November 20th 2012 12 As can be pointed out by the differences among the V-I plots of fig. 13, increasing the number of cascaded cells, the trajectories approach the ideal line RECTANGULAR shape, but from the 1,000 cell up no significant advantage is obtained if the number of cells is increased to 2,000 or even 4,000 cells using a simulation time step of 1ps. To achieve a better result a situation with 9,999 cascaded LC cells has been simulated with a time step of 10 femtoseconds (SWAN). Fig.14 Time domain and V-I plots related to a 9999-cells LC ladder network simulated with a time step of 10 femtoseconds.
  • 13. Copyright 2012 Piero Belforte November 20th 2012 13 This last circuit required the calculation of .5 Million points (Megasample/waveform) for a network containing about 30,000 elements (including series adaptors). As can be pointed out from the plots of Fig. 13, only in this situation a good agreement with TL distributed model is obtained at the expense of a huge simulation effort that only SWAN can afford with simulation times in the order of minutes. A residual rise time increase of about 500fs and some ringing still affect the output waveform with respect TL distributed model. Voltage pulse stimulus Similar comparative test can be carried out on TL models using a 500ps (1ps edges) Voltage pulse stimulus in place of step input previously shown. In this case the IV pattern of the exact SWAN model becomes a cross instead of a rectangle. The results are shown in the following fig.14.
  • 14. Copyright 2012 Piero Belforte November 20th 2012 14 Fig. 14 Comparative model tests using a 500ps Voltage pulse stimulus Spice models of TL Spice-derived simulators have several problems dealing with TL models. Being based on resolution of NA (Nodal Analysis) equations, these simulators assume no propagation of signals inside the circuit under analysis. Variable time step control adds further problems in dealing with fixed delays. To avoid these issues, very often TLs are approximated with LC networks leading to signal distortions typical of this Kind of models as previously pointed out. An example is shown in Fig. 15 where the voltage pulse stimulus (500ps width) is applied to a TL of 50 ohm impedance and 1ns delay on a commercial version of Spice (LT Spice)
  • 15. Copyright 2012 Piero Belforte November 20th 2012 15 Fig. 15 Results of LT Spice simulation of TL version of circuit of fig.14 (Yellow: Line input pulse, Violet: signal at the Line end ) In fig.15 the reflected pulses are affected by heavy progressive distortions typical of a lumped model. The pulse edges slow down progressively and overshoots/undershoots appear. Some simulators, like MicroCap, use more accurate TL models and can can work at fixed time steps, but the simulation times are order of magnitudes higher than those of SWAN/DWS. Even the simulation of lossless LC ladder networks are not so easy with Spice. To keep the error to a minimum a very short fixed time step (10fs- 1ps) should be used also in this case. A comparison between SWAN and MC10 simulation times are shown here: http://www.youtube.com/watch?v=pTMBnvUChog and here: http://www.youtube.com/watch?v=xJnA5ioAwb4 Even for this simple 10-cell test circuit the speedup factor of SWAN vs MC10 is in the order of 70-100 at same accuracy level (differences less than 1mV between the waveforms coming from the two simulators, fig.16). This speedup increases if the number of cascaded cells increases.
  • 16. Copyright 2012 Piero Belforte November 20th 2012 16 As shown previously SWAN can simulate a 9,999 cell LC network at 10fs time step in minutes on a standard PC. Fig. 16 Comparison of MC10 and SWAN/DWS simulations of a 10-LC cells ladder circuit Conclusions In this paper a new method for evaluating Transmission Line simulative models is presented. The effectiveness of this method, based on V-I plots, has been demonstrated comparing TL lumped and distributed models, both feasible with the SWAN/DWS simulator. Even if DWS has its maximum effectiveness with distributed (exact) models, its advantages over conventional NA circuit simulators are also impressive in case of lumped parameter models. For these last models speedup factors of at least 2 order of magnitudes have been observed with respect conventional tools working at the same accuracy level. Large cell number (up to 10K) models with femtosecond time step are out of reach of NA tools.