SlideShare a Scribd company logo
1 of 14
Digital Logic Design
1
Combinational Logic
Prof. Shehzad Ali
Introduction
 Logic circuits for digital systems may be combinational or
sequential.
 Consists of logic gates whose outputs at any time are
determined from only the present combination of inputs.
 Performs an operation that can be specified logically by a
set of Boolean functions.
Combinational Circuit
2
Digital Circuits
Combinational Circuits
Logic circuits for digital system
◦ Combinational circuits
◦ the outputs are a function of the current inputs
◦ Sequential circuits
◦ contain memory elements
◦ the outputs are a function of the current inputs and the state of
the memory elements
◦ the outputs also depend on past inputs
3
Digital Circuits
Combinational circuits
A combinational circuits
◦ 2
n
possible combinations of input values
◦ Specific functions
◦ MSI (Medium-Scale Integration) circuits or standard cells
4
Combinational
Logic Circuit
n input
variables
m output
variables
 Adders, subtractors, comparators, decoders, encoders and
multiplexers
Sequential Circuit
5
 Employs storage elements in addition to logic gates.
 Their outputs are a function of the inputs and the state of
the storage elements.
 Because the state of the storage elements is a function of
previous inputs, the outputs of a sequential circuit depend
not only on present value of inputs, but also on past
inputs.
Sequential Circuit
Digital Circuits
Design Procedure
The design procedure of combinational circuits
◦ State the problem (system spec.)
◦ determine the inputs and outputs
◦ the input and output variables are assigned symbols
◦ derive the truth table
◦ derive the simplified Boolean functions
◦ draw the logic diagram and verify the correctness
6
7
Half adder
 Is a combinational circuit that performs the addition of two bits.
0 + 0 = 0 ; 0 + 1 = 1 ; 1 + 0 = 1 ; 1+ 1 = 10
Elementary Operations
Truth Table
 two input variables
 x, y.
 two output variables.
 C (output carry), S (least
significant bit of the sum).
Binary Adder-Subtractor
8
Half adder
 S = x'y+xy'
 C = xy
Simplified Boolean Function
(Sum of Products)
Logic Diagram (Sum of
Products)
Binary Adder-Subtractor
9
Half adder
S=xy
C = xy
Simplified Boolean Function (XOR
and AND gates)
Logic Diagram
(XOR and AND gates)
Binary Adder
Digital Circuits
Binary Adder
◦ S = x'y+xy'
◦ C = xy
For the SUM bit:
SUM = A XOR B = A ⊕ B
For the CARRY bit:
CARRY = A AND B = A.B
10
Digital Circuits 11
Functional Block: Full-Adder
 It is a combinational circuit that performs the arithmetic sum of three
bits (two significant bits and previous carry).
 It is similar to a half adder, but includes a carry-in bit from lower
stages.
 Two half adders can be employed to implement a full adder.
Inputs & Outputs
 Three input bits:
 x, y : two significant bits
 Z : the carry bit from the previous lower significant bit.
 Two output variables:
 C (output carry), S (least significant bit in sum).
Binary Adder-Subtractor
Digital Circuits
 For a carry-in (Z) of 0,
it is the same as
half-adder:
 For a carry- in
(Z) of 1:
12
Z 0 0 0 0
X 0 0 1 1
+ Y + 0 + 1 + 0 + 1
C S 00 0 1 0 1 1 0
Z 1 1 1 1
X 0 0 1 1
+ Y + 0 + 1 + 0 + 1
C S 0 1 1 0 1 0 11
Functional Block: Full-Adder
Operations
Binary Adder
Digital Circuits
Full-Adder
Full-Adder
◦ The arithmetic sum of three input
bits
◦ three input bits
◦ x, y: two significant bits
◦ z: the carry bit from the previous lower
significant bit
◦ Two output bits: C, S
x y z C S
0 0 0 0 0
0 0 1 0 1
0 1 0 0 1
0 1 1 1 0
1 0 0 0 1
1 0 1 1 0
1 1 0 1 0
1 1 1 1 1
Digital Circuits 14
Full-Adder
Then the Boolean expression for a full adder is as follows.
For the SUM (S) bit:
SUM = (A XOR B) XOR Cin = (A ⊕ B) ⊕ Cin
For the CARRY-OUT (Cout) bit:
CARRY-OUT = A AND B OR Cin(A XOR B) = A.B + Cin(A ⊕ B)

More Related Content

What's hot

Computer architecture
Computer architectureComputer architecture
Computer architecture
Sanjeev Patel
 

What's hot (20)

Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
 
B.sc cs-ii-u-1.4 digital logic circuits, digital component
B.sc cs-ii-u-1.4 digital logic circuits, digital componentB.sc cs-ii-u-1.4 digital logic circuits, digital component
B.sc cs-ii-u-1.4 digital logic circuits, digital component
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
halfadder & halfsubtractor using 4:1 MUX
halfadder & halfsubtractor using 4:1 MUXhalfadder & halfsubtractor using 4:1 MUX
halfadder & halfsubtractor using 4:1 MUX
 
B sc cs i bo-de u-iii combitional logic circuit
B sc cs i bo-de u-iii combitional logic circuitB sc cs i bo-de u-iii combitional logic circuit
B sc cs i bo-de u-iii combitional logic circuit
 
Design half ,full Adder and Subtractor
Design half ,full Adder and SubtractorDesign half ,full Adder and Subtractor
Design half ,full Adder and Subtractor
 
logical circuits substractors
logical circuits substractors logical circuits substractors
logical circuits substractors
 
Half subtracter
Half subtracterHalf subtracter
Half subtracter
 
full subtractor
full subtractorfull subtractor
full subtractor
 
Subtractor
SubtractorSubtractor
Subtractor
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Combinational Logic Circuits
Combinational Logic CircuitsCombinational Logic Circuits
Combinational Logic Circuits
 
Subtractor (1)
Subtractor (1)Subtractor (1)
Subtractor (1)
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
 
FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, AL...
FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, AL...FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, AL...
FYBSC IT Digital Electronics Unit IV Chapter I Multiplexer, Demultiplexer, AL...
 
Digital 1 8
Digital 1 8Digital 1 8
Digital 1 8
 
Combinational logic
Combinational logicCombinational logic
Combinational logic
 
Introduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adderIntroduction of Combinational logic circuits & half adder
Introduction of Combinational logic circuits & half adder
 

Similar to Binary parallel adder, decimal adder

combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
ThanmayiKumar
 
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptxDLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
SaveraAyub2
 

Similar to Binary parallel adder, decimal adder (20)

combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
 
UNIT - II.pptx
UNIT - II.pptxUNIT - II.pptx
UNIT - II.pptx
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
 
Lesson Week 1-2.pptx
Lesson Week 1-2.pptxLesson Week 1-2.pptx
Lesson Week 1-2.pptx
 
5. Arithmaticn combinational Ckt.ppt
5. Arithmaticn combinational Ckt.ppt5. Arithmaticn combinational Ckt.ppt
5. Arithmaticn combinational Ckt.ppt
 
Combinational and sequential logic
Combinational and sequential logicCombinational and sequential logic
Combinational and sequential logic
 
1. Combinational Logic Circutis with examples (1).pdf
1. Combinational Logic Circutis with examples (1).pdf1. Combinational Logic Circutis with examples (1).pdf
1. Combinational Logic Circutis with examples (1).pdf
 
1. Combinational Logic Circutis with examples (1).pdf
1. Combinational Logic Circutis with examples (1).pdf1. Combinational Logic Circutis with examples (1).pdf
1. Combinational Logic Circutis with examples (1).pdf
 
Unit 4 dica
Unit 4 dicaUnit 4 dica
Unit 4 dica
 
Computer Organization and Architecture Presentation
Computer Organization and Architecture PresentationComputer Organization and Architecture Presentation
Computer Organization and Architecture Presentation
 
Lecturer mid.ppt
Lecturer mid.pptLecturer mid.ppt
Lecturer mid.ppt
 
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptxDLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
 
Chapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdfChapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdf
 
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECEDigital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
 
Unit 3 combinational circuits
Unit 3  combinational circuitsUnit 3  combinational circuits
Unit 3 combinational circuits
 
Combinational circuit.pptx
Combinational circuit.pptxCombinational circuit.pptx
Combinational circuit.pptx
 
Combinational circuit.pptx
Combinational circuit.pptxCombinational circuit.pptx
Combinational circuit.pptx
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
 
Unit 2a combinational circuits
Unit 2a combinational circuitsUnit 2a combinational circuits
Unit 2a combinational circuits
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 

Recently uploaded

TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc
 
Why Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire businessWhy Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire business
panagenda
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Safe Software
 

Recently uploaded (20)

How to Check CNIC Information Online with Pakdata cf
How to Check CNIC Information Online with Pakdata cfHow to Check CNIC Information Online with Pakdata cf
How to Check CNIC Information Online with Pakdata cf
 
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
 
MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024
 
The Zero-ETL Approach: Enhancing Data Agility and Insight
The Zero-ETL Approach: Enhancing Data Agility and InsightThe Zero-ETL Approach: Enhancing Data Agility and Insight
The Zero-ETL Approach: Enhancing Data Agility and Insight
 
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
 
Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..
 
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 
Quantum Leap in Next-Generation Computing
Quantum Leap in Next-Generation ComputingQuantum Leap in Next-Generation Computing
Quantum Leap in Next-Generation Computing
 
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ..."I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
 
Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)
 
WSO2's API Vision: Unifying Control, Empowering Developers
WSO2's API Vision: Unifying Control, Empowering DevelopersWSO2's API Vision: Unifying Control, Empowering Developers
WSO2's API Vision: Unifying Control, Empowering Developers
 
DBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor PresentationDBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor Presentation
 
JavaScript Usage Statistics 2024 - The Ultimate Guide
JavaScript Usage Statistics 2024 - The Ultimate GuideJavaScript Usage Statistics 2024 - The Ultimate Guide
JavaScript Usage Statistics 2024 - The Ultimate Guide
 
Why Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire businessWhy Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire business
 
API Governance and Monetization - The evolution of API governance
API Governance and Monetization -  The evolution of API governanceAPI Governance and Monetization -  The evolution of API governance
API Governance and Monetization - The evolution of API governance
 
AWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of TerraformAWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of Terraform
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
TEST BANK For Principles of Anatomy and Physiology, 16th Edition by Gerard J....
TEST BANK For Principles of Anatomy and Physiology, 16th Edition by Gerard J....TEST BANK For Principles of Anatomy and Physiology, 16th Edition by Gerard J....
TEST BANK For Principles of Anatomy and Physiology, 16th Edition by Gerard J....
 
Platformless Horizons for Digital Adaptability
Platformless Horizons for Digital AdaptabilityPlatformless Horizons for Digital Adaptability
Platformless Horizons for Digital Adaptability
 

Binary parallel adder, decimal adder

  • 1. Digital Logic Design 1 Combinational Logic Prof. Shehzad Ali
  • 2. Introduction  Logic circuits for digital systems may be combinational or sequential.  Consists of logic gates whose outputs at any time are determined from only the present combination of inputs.  Performs an operation that can be specified logically by a set of Boolean functions. Combinational Circuit 2
  • 3. Digital Circuits Combinational Circuits Logic circuits for digital system ◦ Combinational circuits ◦ the outputs are a function of the current inputs ◦ Sequential circuits ◦ contain memory elements ◦ the outputs are a function of the current inputs and the state of the memory elements ◦ the outputs also depend on past inputs 3
  • 4. Digital Circuits Combinational circuits A combinational circuits ◦ 2 n possible combinations of input values ◦ Specific functions ◦ MSI (Medium-Scale Integration) circuits or standard cells 4 Combinational Logic Circuit n input variables m output variables  Adders, subtractors, comparators, decoders, encoders and multiplexers
  • 5. Sequential Circuit 5  Employs storage elements in addition to logic gates.  Their outputs are a function of the inputs and the state of the storage elements.  Because the state of the storage elements is a function of previous inputs, the outputs of a sequential circuit depend not only on present value of inputs, but also on past inputs. Sequential Circuit
  • 6. Digital Circuits Design Procedure The design procedure of combinational circuits ◦ State the problem (system spec.) ◦ determine the inputs and outputs ◦ the input and output variables are assigned symbols ◦ derive the truth table ◦ derive the simplified Boolean functions ◦ draw the logic diagram and verify the correctness 6
  • 7. 7 Half adder  Is a combinational circuit that performs the addition of two bits. 0 + 0 = 0 ; 0 + 1 = 1 ; 1 + 0 = 1 ; 1+ 1 = 10 Elementary Operations Truth Table  two input variables  x, y.  two output variables.  C (output carry), S (least significant bit of the sum). Binary Adder-Subtractor
  • 8. 8 Half adder  S = x'y+xy'  C = xy Simplified Boolean Function (Sum of Products) Logic Diagram (Sum of Products) Binary Adder-Subtractor
  • 9. 9 Half adder S=xy C = xy Simplified Boolean Function (XOR and AND gates) Logic Diagram (XOR and AND gates) Binary Adder
  • 10. Digital Circuits Binary Adder ◦ S = x'y+xy' ◦ C = xy For the SUM bit: SUM = A XOR B = A ⊕ B For the CARRY bit: CARRY = A AND B = A.B 10
  • 11. Digital Circuits 11 Functional Block: Full-Adder  It is a combinational circuit that performs the arithmetic sum of three bits (two significant bits and previous carry).  It is similar to a half adder, but includes a carry-in bit from lower stages.  Two half adders can be employed to implement a full adder. Inputs & Outputs  Three input bits:  x, y : two significant bits  Z : the carry bit from the previous lower significant bit.  Two output variables:  C (output carry), S (least significant bit in sum). Binary Adder-Subtractor
  • 12. Digital Circuits  For a carry-in (Z) of 0, it is the same as half-adder:  For a carry- in (Z) of 1: 12 Z 0 0 0 0 X 0 0 1 1 + Y + 0 + 1 + 0 + 1 C S 00 0 1 0 1 1 0 Z 1 1 1 1 X 0 0 1 1 + Y + 0 + 1 + 0 + 1 C S 0 1 1 0 1 0 11 Functional Block: Full-Adder Operations Binary Adder
  • 13. Digital Circuits Full-Adder Full-Adder ◦ The arithmetic sum of three input bits ◦ three input bits ◦ x, y: two significant bits ◦ z: the carry bit from the previous lower significant bit ◦ Two output bits: C, S x y z C S 0 0 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 1 1
  • 14. Digital Circuits 14 Full-Adder Then the Boolean expression for a full adder is as follows. For the SUM (S) bit: SUM = (A XOR B) XOR Cin = (A ⊕ B) ⊕ Cin For the CARRY-OUT (Cout) bit: CARRY-OUT = A AND B OR Cin(A XOR B) = A.B + Cin(A ⊕ B)