SlideShare a Scribd company logo
1 of 38
DIGITAL PRINCIPLES & COMPUTER
ORGANIZATION
DIGITAL COMPONENTS
Unit II
Submitted by
K.Lalithambiga.,Msc(cs),
Nadar Saraswathi College of Arts & Science,
Theni.
BasicsOf Digital Components
 INTEGRATED CICUITS
 DECODERS
 ENCODERS
 MULTIPLEXERS
 REGISTERS
 SHIFT REGISTERS
 BINARY COUNTERS
 MEMORY UNIT
INTEGRATED CICUITS (IC)
 An integrated circuit (IC) is a small silicon
semiconductor crystal, called a chip, containing the
electronic components for the digital gates.
 The various gates are interconnected inside the chip to
form the required circuit.
 The chip is mounted in a ceramic or plastic container,
and connections are welded by thin gold wires to external
pins to form the IC.
 The number of pins range from 14 to 100.
 Each IC has a numeric designation.
CATEGORIES
1. SSI(Small Scale Integration Device)
2. MSI(Medium Scale Integration Device)
3. LSI(Large Scale Integration Device)
4. VLSI(Very Large Scale Integration
Device)
5. ULSI(Ultra Large Scale Integration
Device)
SSI(Small Scale Integration Device)
 It contains several independent gates in a single package.
 The inputs and outputs of gates are connected directly to
the pins in the package.
 The number of gates is usually less than 10.
MSI(Medium Scale Integration Device)
 It contains 10 to 200 gates in a single package.
 They perform elementary digital functions such as
decoders, adders, registers.
LSI(Large Scale Integration Device)
 It contains gates between 200 to few thousand in a single
package.
 They include digital systems such as processors, memory
chips etc.
VLSI(Very Large Scale Integration Device)
 It contains thousands of gates within a single package
such as microcomputer chip.
ULSI(Ultra Large Scale Integration Device)
 It contains hundred of thousands of gates within a single
package such as microcomputer chip.
Digital Logic Family
 IC's are also classified by the specific circuit technology
to which they belong.
 The basic circuit in each technology
is NAND, NOR, NOT gates.
 The earliest logic family was Resistor-transistor
logic which used a resistor as input and a transistor as
switching device.
 Diode-transistor logic is a direct ancestor of the
Transistor-transistor logic, and used a diode for logic
functions while a transistor for amplifying functions.
TTL(Transistor Transistor Logic)
 It is the modified form of DTL(Diode Transistor Logic),
invented in 1961 by James L Buie.
 The diodes were replaced by transistor to improve the
circuit operation. It is called transistor-transistor logic
because transistor performs both the logic function and
the amplifying function.
Advantages:
 TTL circuits are fast.
 Low propagation delay.
 Power dissipation does not depend upon the frequency.
Two is inputs TTL NAND gate with one output
ECL(Emitter Coupled Logic)
 It provides highest speed digital circuits.
 It is used in systems such as supercomputers and signal
processors where high speed is required.
 ECL uses overdriven BJT(Bipolar junction Transistors)
in its circuit.
Advantages:
 ECL is the fastest logic family.
 Propagation delay is very less.
 Noise margin is low.
two input ECL gate
MOS(Metal Oxide Semiconductor)
PMOS NMOS
•MOS depends upon the flow of one type of
carriers (electrons or holes). It is basically of two
types:
A p-channel MOS is
called PMOS.
Transistors operate by
creating an inversion
layer in an n-type
transistor body.
A n-channel MOS is
called NMOS.
Transistors functions
by creating an n-
channel(inversion layer)
in a p-type transistor
body.
 FET(Field Effect Transistor) have 4 terminals:
Gate, Drain, Source and Substrate.
 They have four modes of operation:
 cut-off (or sub threshold),
 triode,
saturation (sometimes called active) and
velocity saturation.
CMOS(Complimentary MOS)
 CMOS used to construct Integrated Circuits.
 It uses both P and N channel MOS.
 It is also known as COS-MOS(Complementary-
symmetry metal oxide semiconductor)
 It uses complementary and symmetrical pairs of p-
type and n-type MOS for logic functions.
 It is used in systems which require low power
consumption.
Advantages:
 Noise margin is high.
 Power dissipation is low.
 Waste heat production is very less
as compared to other logic families.
 CMOS allows high density Integra
-tion of logic functions on a chip.
two input ECL gate
DECODERS
 A decoder is a combinational circuit that converts binary
information from n coded inputs to maximum 2n outputs.
 Commercial decoders include one or more enable (E)
inputs to control the operation of circuit.
 The decoder is enabled when E is equal to 1 and
disabled when E is equal to 0.
 Used in code converters.
 Used to Boolean functions.
ENCODERS
 An encoder is a digital circuit that performs the inverse
operation of a decoder.
 An encoder has 2n input lines and n output lines.
 It converts octal input to binary digits.
Types:
 Priority encoders.
 Decimal to BCD encoder.
 Octal to binary encoder.
 Hexadecimal to binary encoder.
MULTIPLEXERS
 A multiplexer is a combinational circuit that receives
binary information from one of the 2n input lines and
directs it to a single output line.
Advantages:
 It reduces number of wires.
 Circuit is less complex.
 Less costly.
 It is used to implement many circuits.
REGISTERS
 A register is a group of flip-flops with each flip-flop
capable of storing one bit of information.
 The register is mainly used for storing and shifting binary
data entered into it from an external sources.
 The register is a type of sequential circuit and an
important building block used in digital system like
multipliers, dividers, memories, microprocessors, etc.,
4-bit register
SHIFT REGISTERS
 A shift register is capable of shifting its binary information
either to the right or left is called shift register.
 The shift register permits the stored data to move from a
particular location to another location within the register.
 There is two method shifting the data
 Serial shifting .
 Parallel shifting.
 The serial shifting method shifts one bit at a time for each
clock pulse in a serial fashion, beginning with either MSB or
LSB.
 The parallel shifting operation all the data (I/O)get shifted
simultaneously during a single clock pulse.
Serial Input Serial Output(siso)
 Let all the flip-flop be initially in the reset condition i.e. Q3 = Q2 =
Q1 = Q0 = 0.
 If an entry of a four bit binary number 1 1 1 1 is made into the
register, this number should be applied to Din bit with the LSB bit
applied first. The D input of FF-3 i.e. D3 is connected to serial data
input Din.
 Output of FF-3 i.e. Q3 is connected to the input of the next flip-flop
i.e. D2 and so on.
Serial Input Parallel Output(sipo)
 The data is entered serially and taken out in parallel fashion.
 Data is loaded bit by bit. The outputs are disabled as long as the
data is loading.
 As soon as the data loading gets completed, all the flip-flops
contain their required data.
 The outputs are enabled so that all the loaded data is made
available over all the output lines at the same time.
 4 clock cycles are required to load a four bit word.
 Hence the speed of operation of SIPO mode is same as that of
SISO mode.
Parallel Input Serial Output (PISO)
 Data bits are entered in parallel fashion.
 The circuit shown below is a four bit parallel input serial output
register.
 Output of previous Flip Flop is connected to the input of the next one
via a combinational circuit.
 The binary input word B0, B1, B2, B3 is applied though the same
combinational circuit.
 There are two modes in which this circuit can work namely - shift
mode or load mode.
Parallel Input Parallel Output (PIPO)
 In this mode, the 4 bit binary input B0, B1, B2, B3 is applied to
the data inputs D0, D1, D2, D3 respectively of the four flip-flops.
 As soon as a negative clock edge is applied, the input binary bits
will be loaded into the flip-flops simultaneously.
 The loaded bits will appear simultaneously to the output side.
Only clock pulse is essential to load all the bits.
counters
 Binary counter- A counter that follows the binary number
sequence is called a binary counter.
Counters are available in two categories
 Ripple Counters-A register that goes through a prescribed
sequence of states upon the application of input pulse is called a
counter.
 Synchronous counters- In this clock pulses are applied to the
inputs of all flip-flops.
 A common clock triggers all flip-flops simultaneously rather than
one at a time in succession as in a ripple counter.
 BCD Ripple Counter-A decimal counter follows a sequence of
ten states and returns to 0 after the count of 9.
 Up-Down Binary Counter-The two operations can be combined
in one circuit to form a counter capable of counting up or down.
 It has an up control input and down control input.
 Binary Counter with Parallel Load-A counter with parallel load
can be used to generate any desire count sequence.
 Is used to generate the BCD count. up control input and down
control input.
 Ring Counter- A ring counter is a circular shift register with only
one flip-flop being set at any particular time, all others are
cleared.
 The single bit is shifted from one flip-flop to the next to produce
the sequence
 Johnson Counter-Generate the timing signals with a combination
of a shift register and a decoder, which is called a Johnson
counter.
 The number of states can be double if the shift register is connect
as a switch-tail ring counter of timing signals.
 HDL for Registers and Counters-Registers and counters can be
describe in HDL at either the behavioral or the structural level.
MEMORY UNIT
 A memory unit is a collection of storage cells together with
associated circuits to transfer information in and out of storage .
 The memory stores binary data in groups of bits called words.
 A word can represent an instruction code or alphanumeric
characters.
 Each word in memory is assigned an address from 0 to 2k –1,
where k is the number of address lines.
 A decoder inside the memory accepts an address opens the
paths needed to select the bits of the specified word.
 The memory capacity is stated as the total number of bytes that
can be stored.
 In random-access memory (RAM) the memory cells can
be accessed for information from any desired random
location.
 The process of locating a word in memory is the same and
requires an equal amount of time no matter where the cells
are located physically in memory.
 Communication between memory and its environment is
achieved via data input and output lines, address selections
lines, and control lines.
 The n data input lines provide the information to be
stored in memory.
 The n data output lines supply the information
coming out of memory.
 The k address lines provide a binary number of k
bits that specify a specific word or location .
 The two control lines specify the direction of
transfer – either read or write.
Block diagram of random access memory(RAM)
Steps to write to memory:
Apply the binary
address of the desired
word into the address
lines.
Apply the data bits that
are to be stored in
memory on the data
lines.
Activate the write input.
Steps to read from memory:
Apply the binary address of
the desired word into the
address lines.
 Activate the read input
A read-only memory (ROM)
is a memory unit that
performs the read operation
only – there is no write
capability .
The binary information
stored in a ROM is permanent
during the hardware
production.
 RAM is a general-purpose device whose contents can be
altered.
 The information in ROM forms the required
interconnection pattern.
 ROMs come with special internal electronic fuses that
can be programmed for a specific configuration.
 An m x n ROM is an array of binary cells organized into
m words of n bits each.
 A ROM has k address lines to select one of m words
in memory and n output lines, one for each bit of the
word.
 May have one or more enable inputs for expansion.
 The outputs are a function of only the present input
(the address), so it is a combinational circuit
constructed of decoders and OR gates.
Block diagram of read only memory (ROM)
 When used as a memory unit, it stores fixed programs
that are not to be altered and for tables of constants that
will not change .
 When used in the design of control units for digital
computers, it stores coded information that represents the
sequence of internal control variables to enable the
various operations .
 A control unit that utilizes a ROM is called a micro
programmed control unit .
The required paths may be programmed in three different
ways :
 Mask programming is done by the semiconductor
company based upon a truth table provided by the
manufacturer.
 Programmable read-only memory (PROM) is more
economical. PROM units contain all fuses intact and are
blown by users.
 Erasable PROM (EPROM) can be altered using a
special ultraviolet light .
 Electrical erasable PROM (EEPROM) can be erased
with electrical signals .
Digital Components

More Related Content

What's hot

Assembly Language Basics
Assembly Language BasicsAssembly Language Basics
Assembly Language BasicsEducation Front
 
Internal architecture-of-8086
Internal architecture-of-8086Internal architecture-of-8086
Internal architecture-of-8086Estiak Khan
 
Registers and-common-bus
Registers and-common-busRegisters and-common-bus
Registers and-common-busAnuj Modi
 
Arithmatic pipline
Arithmatic piplineArithmatic pipline
Arithmatic piplineA. Shamel
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set ArchitectureDilum Bandara
 
Asynchronous data transfer
Asynchronous data transferAsynchronous data transfer
Asynchronous data transferpriya Nithya
 
8086 pin details
8086 pin details8086 pin details
8086 pin detailsAJAL A J
 
Interrupts on 8086 microprocessor by vijay kumar.k
Interrupts on 8086 microprocessor by vijay kumar.kInterrupts on 8086 microprocessor by vijay kumar.k
Interrupts on 8086 microprocessor by vijay kumar.kVijay Kumar
 
Register introduction
Register introductionRegister introduction
Register introductionmaamir farooq
 

What's hot (20)

Assembly Language Basics
Assembly Language BasicsAssembly Language Basics
Assembly Language Basics
 
Internal architecture-of-8086
Internal architecture-of-8086Internal architecture-of-8086
Internal architecture-of-8086
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
Registers and-common-bus
Registers and-common-busRegisters and-common-bus
Registers and-common-bus
 
Arithmatic pipline
Arithmatic piplineArithmatic pipline
Arithmatic pipline
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
 
Registers
RegistersRegisters
Registers
 
Asynchronous data transfer
Asynchronous data transferAsynchronous data transfer
Asynchronous data transfer
 
Input & Output
Input & OutputInput & Output
Input & Output
 
Registers
RegistersRegisters
Registers
 
MULTIPLEXER
MULTIPLEXERMULTIPLEXER
MULTIPLEXER
 
8251 USART
8251 USART8251 USART
8251 USART
 
Arithmetic and logical instructions
Arithmetic and logical instructionsArithmetic and logical instructions
Arithmetic and logical instructions
 
8086 pin details
8086 pin details8086 pin details
8086 pin details
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Interrupts on 8086 microprocessor by vijay kumar.k
Interrupts on 8086 microprocessor by vijay kumar.kInterrupts on 8086 microprocessor by vijay kumar.k
Interrupts on 8086 microprocessor by vijay kumar.k
 
Register introduction
Register introductionRegister introduction
Register introduction
 
Instruction format
Instruction formatInstruction format
Instruction format
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 

Similar to Digital Components

Computer System and Architecture
Computer System and ArchitectureComputer System and Architecture
Computer System and Architecturesarfraz1411
 
Cs302 shortnoteslectures1to45
Cs302 shortnoteslectures1to45Cs302 shortnoteslectures1to45
Cs302 shortnoteslectures1to45javediqbalmirza
 
Interfacing of data converters & io devices
Interfacing of data converters & io devicesInterfacing of data converters & io devices
Interfacing of data converters & io devicesDr.YNM
 
Design of Counter Using SRAM
Design of Counter Using SRAMDesign of Counter Using SRAM
Design of Counter Using SRAMIOSRJECE
 
digital elctronics
digital elctronicsdigital elctronics
digital elctronicsAsif Iqbal
 
Research Inventy : International Journal of Engineering and Science is publis...
Research Inventy : International Journal of Engineering and Science is publis...Research Inventy : International Journal of Engineering and Science is publis...
Research Inventy : International Journal of Engineering and Science is publis...researchinventy
 
Research Inventy: International Journal of Engineering and Science
Research Inventy: International Journal of Engineering and ScienceResearch Inventy: International Journal of Engineering and Science
Research Inventy: International Journal of Engineering and Scienceresearchinventy
 
Training Report on embedded Systems and Robotics
Training Report on embedded  Systems and RoboticsTraining Report on embedded  Systems and Robotics
Training Report on embedded Systems and RoboticsNIT Raipur
 
ALU project(segma team)
ALU project(segma team)ALU project(segma team)
ALU project(segma team)Mohamed Seif
 
Module 4 registers and counters
Module 4 registers and counters Module 4 registers and counters
Module 4 registers and counters Deepak John
 
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterFYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterArti Parab Academics
 
FYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I CountersFYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I CountersArti Parab Academics
 
Registers and counters
Registers and countersRegisters and counters
Registers and countersHeman Pathak
 
Digital logic-formula-notes-final-1
Digital logic-formula-notes-final-1Digital logic-formula-notes-final-1
Digital logic-formula-notes-final-1Kshitij Singh
 
2 marks DPCO.pdf
2 marks DPCO.pdf2 marks DPCO.pdf
2 marks DPCO.pdfVhhvf
 

Similar to Digital Components (20)

Computer System and Architecture
Computer System and ArchitectureComputer System and Architecture
Computer System and Architecture
 
Cs302 shortnoteslectures1to45
Cs302 shortnoteslectures1to45Cs302 shortnoteslectures1to45
Cs302 shortnoteslectures1to45
 
Interfacing of data converters & io devices
Interfacing of data converters & io devicesInterfacing of data converters & io devices
Interfacing of data converters & io devices
 
ATT SMK.pptx
ATT SMK.pptxATT SMK.pptx
ATT SMK.pptx
 
Design of Counter Using SRAM
Design of Counter Using SRAMDesign of Counter Using SRAM
Design of Counter Using SRAM
 
STLD-Combinational logic design
STLD-Combinational  logic design STLD-Combinational  logic design
STLD-Combinational logic design
 
digital elctronics
digital elctronicsdigital elctronics
digital elctronics
 
Research Inventy : International Journal of Engineering and Science is publis...
Research Inventy : International Journal of Engineering and Science is publis...Research Inventy : International Journal of Engineering and Science is publis...
Research Inventy : International Journal of Engineering and Science is publis...
 
Research Inventy: International Journal of Engineering and Science
Research Inventy: International Journal of Engineering and ScienceResearch Inventy: International Journal of Engineering and Science
Research Inventy: International Journal of Engineering and Science
 
Chapter 1.pptx
Chapter 1.pptxChapter 1.pptx
Chapter 1.pptx
 
Training Report on embedded Systems and Robotics
Training Report on embedded  Systems and RoboticsTraining Report on embedded  Systems and Robotics
Training Report on embedded Systems and Robotics
 
ALU project(segma team)
ALU project(segma team)ALU project(segma team)
ALU project(segma team)
 
Module 4 registers and counters
Module 4 registers and counters Module 4 registers and counters
Module 4 registers and counters
 
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift RegisterFYBSC IT Digital Electronics Unit V Chapter II Shift Register
FYBSC IT Digital Electronics Unit V Chapter II Shift Register
 
FYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I CountersFYBSC IT Digital Electronics Unit V Chapter I Counters
FYBSC IT Digital Electronics Unit V Chapter I Counters
 
Registers and counters
Registers and countersRegisters and counters
Registers and counters
 
Digital logic-formula-notes-final-1
Digital logic-formula-notes-final-1Digital logic-formula-notes-final-1
Digital logic-formula-notes-final-1
 
Dns module3 p3
Dns module3 p3Dns module3 p3
Dns module3 p3
 
Dns module3 p3_shift registers
Dns module3 p3_shift registersDns module3 p3_shift registers
Dns module3 p3_shift registers
 
2 marks DPCO.pdf
2 marks DPCO.pdf2 marks DPCO.pdf
2 marks DPCO.pdf
 

More from lalithambiga kamaraj (20)

Firewall in Network Security
Firewall in Network SecurityFirewall in Network Security
Firewall in Network Security
 
Data Compression in Multimedia
Data Compression in MultimediaData Compression in Multimedia
Data Compression in Multimedia
 
Data CompressionMultimedia
Data CompressionMultimediaData CompressionMultimedia
Data CompressionMultimedia
 
Digital Audio in Multimedia
Digital Audio in MultimediaDigital Audio in Multimedia
Digital Audio in Multimedia
 
Network Security: Physical security
Network Security: Physical security Network Security: Physical security
Network Security: Physical security
 
Graphs in Data Structure
Graphs in Data StructureGraphs in Data Structure
Graphs in Data Structure
 
Package in Java
Package in JavaPackage in Java
Package in Java
 
Exception Handling in Java
Exception Handling in JavaException Handling in Java
Exception Handling in Java
 
Data structure
Data structureData structure
Data structure
 
Digital Image Processing
Digital Image ProcessingDigital Image Processing
Digital Image Processing
 
Digital Image Processing
Digital Image ProcessingDigital Image Processing
Digital Image Processing
 
Estimating Software Maintenance Costs
Estimating Software Maintenance CostsEstimating Software Maintenance Costs
Estimating Software Maintenance Costs
 
Datamining
DataminingDatamining
Datamining
 
Deadlocks in operating system
Deadlocks in operating systemDeadlocks in operating system
Deadlocks in operating system
 
Io management disk scheduling algorithm
Io management disk scheduling algorithmIo management disk scheduling algorithm
Io management disk scheduling algorithm
 
Recovery system
Recovery systemRecovery system
Recovery system
 
File management
File managementFile management
File management
 
Preprocessor
PreprocessorPreprocessor
Preprocessor
 
Inheritance
InheritanceInheritance
Inheritance
 
Managing console of I/o operations & working with files
Managing console of I/o operations & working with filesManaging console of I/o operations & working with files
Managing console of I/o operations & working with files
 

Recently uploaded

Gas measurement O2,Co2,& ph) 04/2024.pptx
Gas measurement O2,Co2,& ph) 04/2024.pptxGas measurement O2,Co2,& ph) 04/2024.pptx
Gas measurement O2,Co2,& ph) 04/2024.pptxDr.Ibrahim Hassaan
 
call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️
call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️
call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️9953056974 Low Rate Call Girls In Saket, Delhi NCR
 
ECONOMIC CONTEXT - LONG FORM TV DRAMA - PPT
ECONOMIC CONTEXT - LONG FORM TV DRAMA - PPTECONOMIC CONTEXT - LONG FORM TV DRAMA - PPT
ECONOMIC CONTEXT - LONG FORM TV DRAMA - PPTiammrhaywood
 
Romantic Opera MUSIC FOR GRADE NINE pptx
Romantic Opera MUSIC FOR GRADE NINE pptxRomantic Opera MUSIC FOR GRADE NINE pptx
Romantic Opera MUSIC FOR GRADE NINE pptxsqpmdrvczh
 
Influencing policy (training slides from Fast Track Impact)
Influencing policy (training slides from Fast Track Impact)Influencing policy (training slides from Fast Track Impact)
Influencing policy (training slides from Fast Track Impact)Mark Reed
 
Introduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher EducationIntroduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher Educationpboyjonauth
 
Grade 9 Q4-MELC1-Active and Passive Voice.pptx
Grade 9 Q4-MELC1-Active and Passive Voice.pptxGrade 9 Q4-MELC1-Active and Passive Voice.pptx
Grade 9 Q4-MELC1-Active and Passive Voice.pptxChelloAnnAsuncion2
 
ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...
ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...
ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...JhezDiaz1
 
Full Stack Web Development Course for Beginners
Full Stack Web Development Course  for BeginnersFull Stack Web Development Course  for Beginners
Full Stack Web Development Course for BeginnersSabitha Banu
 
How to Configure Email Server in Odoo 17
How to Configure Email Server in Odoo 17How to Configure Email Server in Odoo 17
How to Configure Email Server in Odoo 17Celine George
 
Employee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxEmployee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxNirmalaLoungPoorunde1
 
Field Attribute Index Feature in Odoo 17
Field Attribute Index Feature in Odoo 17Field Attribute Index Feature in Odoo 17
Field Attribute Index Feature in Odoo 17Celine George
 
Judging the Relevance and worth of ideas part 2.pptx
Judging the Relevance  and worth of ideas part 2.pptxJudging the Relevance  and worth of ideas part 2.pptx
Judging the Relevance and worth of ideas part 2.pptxSherlyMaeNeri
 
How to do quick user assign in kanban in Odoo 17 ERP
How to do quick user assign in kanban in Odoo 17 ERPHow to do quick user assign in kanban in Odoo 17 ERP
How to do quick user assign in kanban in Odoo 17 ERPCeline George
 

Recently uploaded (20)

Gas measurement O2,Co2,& ph) 04/2024.pptx
Gas measurement O2,Co2,& ph) 04/2024.pptxGas measurement O2,Co2,& ph) 04/2024.pptx
Gas measurement O2,Co2,& ph) 04/2024.pptx
 
call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️
call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️
call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️
 
ECONOMIC CONTEXT - LONG FORM TV DRAMA - PPT
ECONOMIC CONTEXT - LONG FORM TV DRAMA - PPTECONOMIC CONTEXT - LONG FORM TV DRAMA - PPT
ECONOMIC CONTEXT - LONG FORM TV DRAMA - PPT
 
Romantic Opera MUSIC FOR GRADE NINE pptx
Romantic Opera MUSIC FOR GRADE NINE pptxRomantic Opera MUSIC FOR GRADE NINE pptx
Romantic Opera MUSIC FOR GRADE NINE pptx
 
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
 
Influencing policy (training slides from Fast Track Impact)
Influencing policy (training slides from Fast Track Impact)Influencing policy (training slides from Fast Track Impact)
Influencing policy (training slides from Fast Track Impact)
 
Introduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher EducationIntroduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher Education
 
9953330565 Low Rate Call Girls In Rohini Delhi NCR
9953330565 Low Rate Call Girls In Rohini  Delhi NCR9953330565 Low Rate Call Girls In Rohini  Delhi NCR
9953330565 Low Rate Call Girls In Rohini Delhi NCR
 
Grade 9 Q4-MELC1-Active and Passive Voice.pptx
Grade 9 Q4-MELC1-Active and Passive Voice.pptxGrade 9 Q4-MELC1-Active and Passive Voice.pptx
Grade 9 Q4-MELC1-Active and Passive Voice.pptx
 
ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...
ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...
ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...
 
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
 
Full Stack Web Development Course for Beginners
Full Stack Web Development Course  for BeginnersFull Stack Web Development Course  for Beginners
Full Stack Web Development Course for Beginners
 
How to Configure Email Server in Odoo 17
How to Configure Email Server in Odoo 17How to Configure Email Server in Odoo 17
How to Configure Email Server in Odoo 17
 
Raw materials used in Herbal Cosmetics.pptx
Raw materials used in Herbal Cosmetics.pptxRaw materials used in Herbal Cosmetics.pptx
Raw materials used in Herbal Cosmetics.pptx
 
Employee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxEmployee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptx
 
TataKelola dan KamSiber Kecerdasan Buatan v022.pdf
TataKelola dan KamSiber Kecerdasan Buatan v022.pdfTataKelola dan KamSiber Kecerdasan Buatan v022.pdf
TataKelola dan KamSiber Kecerdasan Buatan v022.pdf
 
Field Attribute Index Feature in Odoo 17
Field Attribute Index Feature in Odoo 17Field Attribute Index Feature in Odoo 17
Field Attribute Index Feature in Odoo 17
 
Rapple "Scholarly Communications and the Sustainable Development Goals"
Rapple "Scholarly Communications and the Sustainable Development Goals"Rapple "Scholarly Communications and the Sustainable Development Goals"
Rapple "Scholarly Communications and the Sustainable Development Goals"
 
Judging the Relevance and worth of ideas part 2.pptx
Judging the Relevance  and worth of ideas part 2.pptxJudging the Relevance  and worth of ideas part 2.pptx
Judging the Relevance and worth of ideas part 2.pptx
 
How to do quick user assign in kanban in Odoo 17 ERP
How to do quick user assign in kanban in Odoo 17 ERPHow to do quick user assign in kanban in Odoo 17 ERP
How to do quick user assign in kanban in Odoo 17 ERP
 

Digital Components

  • 1. DIGITAL PRINCIPLES & COMPUTER ORGANIZATION DIGITAL COMPONENTS Unit II Submitted by K.Lalithambiga.,Msc(cs), Nadar Saraswathi College of Arts & Science, Theni.
  • 2. BasicsOf Digital Components  INTEGRATED CICUITS  DECODERS  ENCODERS  MULTIPLEXERS  REGISTERS  SHIFT REGISTERS  BINARY COUNTERS  MEMORY UNIT
  • 3. INTEGRATED CICUITS (IC)  An integrated circuit (IC) is a small silicon semiconductor crystal, called a chip, containing the electronic components for the digital gates.  The various gates are interconnected inside the chip to form the required circuit.  The chip is mounted in a ceramic or plastic container, and connections are welded by thin gold wires to external pins to form the IC.  The number of pins range from 14 to 100.  Each IC has a numeric designation.
  • 4. CATEGORIES 1. SSI(Small Scale Integration Device) 2. MSI(Medium Scale Integration Device) 3. LSI(Large Scale Integration Device) 4. VLSI(Very Large Scale Integration Device) 5. ULSI(Ultra Large Scale Integration Device)
  • 5. SSI(Small Scale Integration Device)  It contains several independent gates in a single package.  The inputs and outputs of gates are connected directly to the pins in the package.  The number of gates is usually less than 10. MSI(Medium Scale Integration Device)  It contains 10 to 200 gates in a single package.  They perform elementary digital functions such as decoders, adders, registers.
  • 6. LSI(Large Scale Integration Device)  It contains gates between 200 to few thousand in a single package.  They include digital systems such as processors, memory chips etc. VLSI(Very Large Scale Integration Device)  It contains thousands of gates within a single package such as microcomputer chip. ULSI(Ultra Large Scale Integration Device)  It contains hundred of thousands of gates within a single package such as microcomputer chip.
  • 7. Digital Logic Family  IC's are also classified by the specific circuit technology to which they belong.  The basic circuit in each technology is NAND, NOR, NOT gates.  The earliest logic family was Resistor-transistor logic which used a resistor as input and a transistor as switching device.  Diode-transistor logic is a direct ancestor of the Transistor-transistor logic, and used a diode for logic functions while a transistor for amplifying functions.
  • 8. TTL(Transistor Transistor Logic)  It is the modified form of DTL(Diode Transistor Logic), invented in 1961 by James L Buie.  The diodes were replaced by transistor to improve the circuit operation. It is called transistor-transistor logic because transistor performs both the logic function and the amplifying function. Advantages:  TTL circuits are fast.  Low propagation delay.  Power dissipation does not depend upon the frequency.
  • 9. Two is inputs TTL NAND gate with one output
  • 10. ECL(Emitter Coupled Logic)  It provides highest speed digital circuits.  It is used in systems such as supercomputers and signal processors where high speed is required.  ECL uses overdriven BJT(Bipolar junction Transistors) in its circuit. Advantages:  ECL is the fastest logic family.  Propagation delay is very less.  Noise margin is low.
  • 12. MOS(Metal Oxide Semiconductor) PMOS NMOS •MOS depends upon the flow of one type of carriers (electrons or holes). It is basically of two types: A p-channel MOS is called PMOS. Transistors operate by creating an inversion layer in an n-type transistor body. A n-channel MOS is called NMOS. Transistors functions by creating an n- channel(inversion layer) in a p-type transistor body.
  • 13.  FET(Field Effect Transistor) have 4 terminals: Gate, Drain, Source and Substrate.  They have four modes of operation:  cut-off (or sub threshold),  triode, saturation (sometimes called active) and velocity saturation.
  • 14. CMOS(Complimentary MOS)  CMOS used to construct Integrated Circuits.  It uses both P and N channel MOS.  It is also known as COS-MOS(Complementary- symmetry metal oxide semiconductor)  It uses complementary and symmetrical pairs of p- type and n-type MOS for logic functions.  It is used in systems which require low power consumption.
  • 15. Advantages:  Noise margin is high.  Power dissipation is low.  Waste heat production is very less as compared to other logic families.  CMOS allows high density Integra -tion of logic functions on a chip. two input ECL gate
  • 16. DECODERS  A decoder is a combinational circuit that converts binary information from n coded inputs to maximum 2n outputs.  Commercial decoders include one or more enable (E) inputs to control the operation of circuit.  The decoder is enabled when E is equal to 1 and disabled when E is equal to 0.  Used in code converters.  Used to Boolean functions.
  • 17. ENCODERS  An encoder is a digital circuit that performs the inverse operation of a decoder.  An encoder has 2n input lines and n output lines.  It converts octal input to binary digits. Types:  Priority encoders.  Decimal to BCD encoder.  Octal to binary encoder.  Hexadecimal to binary encoder.
  • 18. MULTIPLEXERS  A multiplexer is a combinational circuit that receives binary information from one of the 2n input lines and directs it to a single output line. Advantages:  It reduces number of wires.  Circuit is less complex.  Less costly.  It is used to implement many circuits.
  • 19. REGISTERS  A register is a group of flip-flops with each flip-flop capable of storing one bit of information.  The register is mainly used for storing and shifting binary data entered into it from an external sources.  The register is a type of sequential circuit and an important building block used in digital system like multipliers, dividers, memories, microprocessors, etc.,
  • 21. SHIFT REGISTERS  A shift register is capable of shifting its binary information either to the right or left is called shift register.  The shift register permits the stored data to move from a particular location to another location within the register.  There is two method shifting the data  Serial shifting .  Parallel shifting.  The serial shifting method shifts one bit at a time for each clock pulse in a serial fashion, beginning with either MSB or LSB.  The parallel shifting operation all the data (I/O)get shifted simultaneously during a single clock pulse.
  • 22. Serial Input Serial Output(siso)  Let all the flip-flop be initially in the reset condition i.e. Q3 = Q2 = Q1 = Q0 = 0.  If an entry of a four bit binary number 1 1 1 1 is made into the register, this number should be applied to Din bit with the LSB bit applied first. The D input of FF-3 i.e. D3 is connected to serial data input Din.  Output of FF-3 i.e. Q3 is connected to the input of the next flip-flop i.e. D2 and so on.
  • 23. Serial Input Parallel Output(sipo)  The data is entered serially and taken out in parallel fashion.  Data is loaded bit by bit. The outputs are disabled as long as the data is loading.  As soon as the data loading gets completed, all the flip-flops contain their required data.  The outputs are enabled so that all the loaded data is made available over all the output lines at the same time.  4 clock cycles are required to load a four bit word.  Hence the speed of operation of SIPO mode is same as that of SISO mode.
  • 24. Parallel Input Serial Output (PISO)  Data bits are entered in parallel fashion.  The circuit shown below is a four bit parallel input serial output register.  Output of previous Flip Flop is connected to the input of the next one via a combinational circuit.  The binary input word B0, B1, B2, B3 is applied though the same combinational circuit.  There are two modes in which this circuit can work namely - shift mode or load mode.
  • 25. Parallel Input Parallel Output (PIPO)  In this mode, the 4 bit binary input B0, B1, B2, B3 is applied to the data inputs D0, D1, D2, D3 respectively of the four flip-flops.  As soon as a negative clock edge is applied, the input binary bits will be loaded into the flip-flops simultaneously.  The loaded bits will appear simultaneously to the output side. Only clock pulse is essential to load all the bits.
  • 26. counters  Binary counter- A counter that follows the binary number sequence is called a binary counter. Counters are available in two categories  Ripple Counters-A register that goes through a prescribed sequence of states upon the application of input pulse is called a counter.  Synchronous counters- In this clock pulses are applied to the inputs of all flip-flops.  A common clock triggers all flip-flops simultaneously rather than one at a time in succession as in a ripple counter.  BCD Ripple Counter-A decimal counter follows a sequence of ten states and returns to 0 after the count of 9.  Up-Down Binary Counter-The two operations can be combined in one circuit to form a counter capable of counting up or down.  It has an up control input and down control input.
  • 27.  Binary Counter with Parallel Load-A counter with parallel load can be used to generate any desire count sequence.  Is used to generate the BCD count. up control input and down control input.  Ring Counter- A ring counter is a circular shift register with only one flip-flop being set at any particular time, all others are cleared.  The single bit is shifted from one flip-flop to the next to produce the sequence  Johnson Counter-Generate the timing signals with a combination of a shift register and a decoder, which is called a Johnson counter.  The number of states can be double if the shift register is connect as a switch-tail ring counter of timing signals.  HDL for Registers and Counters-Registers and counters can be describe in HDL at either the behavioral or the structural level.
  • 28. MEMORY UNIT  A memory unit is a collection of storage cells together with associated circuits to transfer information in and out of storage .  The memory stores binary data in groups of bits called words.  A word can represent an instruction code or alphanumeric characters.  Each word in memory is assigned an address from 0 to 2k –1, where k is the number of address lines.  A decoder inside the memory accepts an address opens the paths needed to select the bits of the specified word.  The memory capacity is stated as the total number of bytes that can be stored.
  • 29.  In random-access memory (RAM) the memory cells can be accessed for information from any desired random location.  The process of locating a word in memory is the same and requires an equal amount of time no matter where the cells are located physically in memory.  Communication between memory and its environment is achieved via data input and output lines, address selections lines, and control lines.
  • 30.  The n data input lines provide the information to be stored in memory.  The n data output lines supply the information coming out of memory.  The k address lines provide a binary number of k bits that specify a specific word or location .  The two control lines specify the direction of transfer – either read or write.
  • 31. Block diagram of random access memory(RAM)
  • 32. Steps to write to memory: Apply the binary address of the desired word into the address lines. Apply the data bits that are to be stored in memory on the data lines. Activate the write input. Steps to read from memory: Apply the binary address of the desired word into the address lines.  Activate the read input A read-only memory (ROM) is a memory unit that performs the read operation only – there is no write capability . The binary information stored in a ROM is permanent during the hardware production.
  • 33.  RAM is a general-purpose device whose contents can be altered.  The information in ROM forms the required interconnection pattern.  ROMs come with special internal electronic fuses that can be programmed for a specific configuration.  An m x n ROM is an array of binary cells organized into m words of n bits each.
  • 34.  A ROM has k address lines to select one of m words in memory and n output lines, one for each bit of the word.  May have one or more enable inputs for expansion.  The outputs are a function of only the present input (the address), so it is a combinational circuit constructed of decoders and OR gates.
  • 35. Block diagram of read only memory (ROM)
  • 36.  When used as a memory unit, it stores fixed programs that are not to be altered and for tables of constants that will not change .  When used in the design of control units for digital computers, it stores coded information that represents the sequence of internal control variables to enable the various operations .  A control unit that utilizes a ROM is called a micro programmed control unit .
  • 37. The required paths may be programmed in three different ways :  Mask programming is done by the semiconductor company based upon a truth table provided by the manufacturer.  Programmable read-only memory (PROM) is more economical. PROM units contain all fuses intact and are blown by users.  Erasable PROM (EPROM) can be altered using a special ultraviolet light .  Electrical erasable PROM (EEPROM) can be erased with electrical signals .