SlideShare a Scribd company logo
1 of 47
Henry Hexmoor 
By: 
school.edhole.com
school.edhole.com 
Henry HeHxmeonorry Hexmoor 2
Henry Hexmoor 
• Register Transfer Language 
• Register Transfer 
• Bus and Memory Transfers 
• Arithmetic Microoperations 
• Logic Microoperations 
• Shift Microoperations 
• Arithmetic Logic Shift Unit 
school.edhole.com
 Combinational and sequential circuits can be used to create simple digital 
systems. 
 These are the low-level building blocks of a digital computer. 
 Simple digital systems are frequently characterized in terms of 
 the registers they contain, and 
 the operations that they perform. 
 Typically, 
 What operations are performed on the data in the registers 
 What information is passed between registers 
school.edhole.com 
Henry Hexmoor
 The operations on the data in registers are called 
microoperations. 
 The functions built into registers are examples of 
microoperations 
 Shift 
 Load 
 Clear 
 Increment 
 … 
Henry Hexmoor 
Register Transfer Language 
school.edhole.com
An elementary operation performed (during 
one clock pulse), on the information stored 
in one or more registers 
R ¬ f(R, R) 
Henry Hexmoor 
Register Transfer Language 
f: shift, load, clear, increment, add, subtract, complement, 
and, or, xor, … 
ALU 
(f) 
Registers 
(R) 1 clock cycle 
school.edhole.com
Register Transfer Language 
• Definition of the (internal) organization of a computer 
- Set of registers and their functions 
- Microoperations set 
Henry Hexmoor 
Set of allowable microoperations provided 
by the organization of the computer 
- Control signals that initiate the sequence of 
microoperations (to perform the functions) 
school.edhole.com
 Viewing a computer, or any digital system, in this way is 
called the register transfer level 
 This is because we’re focusing on 
 The system’s registers 
 The data transformations in them, and 
 The data transfers between them. 
Henry Hexmoor 
Register Transfer Language 
school.edhole.com
 Rather than specifying a digital system in words, a specific notation 
is used, register transfer language 
 For any function of the computer, the register transfer language can 
be used to describe the (sequence of) microoperations 
 Register transfer language 
 A symbolic language 
 A convenient tool for describing the internal organization of digital computers 
 Can also be used to facilitate the design process of digital systems. 
Henry Hexmoor 
Register Transfer Language 
school.edhole.com
 Registers are designated by capital letters, sometimes followed by 
numbers (e.g., A, R13, IR) 
 Often the names indicate function: 
 MAR - memory address register 
 PC- program counter 
 IR - instruction register 
 Registers and their contents can be viewed and represented in 
various ways 
 A register can be viewed as a single entity: 
 Registers may also be represented showing the bits of data they contain 
Henry Hexmoor 
Register Transfer Language 
MAR 
school.edhole.com
• Designation of a register 
Henry Hexmoor 
Register Transfer Language 
R1 
Register 
15 0 
Numbering of bits 
Showing individual bits 
15 8 7 0 
PC(H) PC(L) 
Subfields 
- a register 
- portion of a register 
- a bit of a register 
• Common ways of drawing the block diagram of a register 
7 6 5 4 3 2 1 0 
R2 
school.edhole.com
 Copying the contents of one register to another is a register transfer 
 A register transfer is indicated as 
R2 ¬ R1 
In this case the contents of register R1 are copied 
(loaded) into register R2 
A simultaneous transfer of all bits from the source R1 
to the destination register R2, during one 
clock pulse 
Note that this is a non-destructive; i.e. the contents of 
R1 are not altered by copying (loading) them to R2 
Henry Hexmoor 
Register Transfer 
school.edhole.com
 A register transfer such as 
R3 ¬ R5 
Implies that the digital system has 
the data lines from the source register (R5) to the 
destination register (R3) 
Parallel load in the destination register (R3) 
Control lines to perform the action 
Henry Hexmoor 
Register Transfer 
school.edhole.com
 Often actions need to only occur if a certain condition is true 
 This is similar to an “if” statement in a programming language 
 In digital systems, this is often done via a control signal, called a 
control function 
If the signal is 1, the action takes place 
 This is represented as: 
P: R2 ¬ R1 
Which means “if P = 1, then load the contents of register 
R1 into register R2”, i.e., if (P = 1) then (R2 ¬ R1) 
Henry Hexmoor 
Register Transfer 
school.edhole.com
Implementation of controlled transfer 
P: R2 ¬ R1 
Block diagram 
Timing diagram 
Henry Hexmoor 
Register Transfer 
Clock 
Transfer occurs here 
R2 
R1 
Control 
Circuit 
P Load 
n 
Clock 
Load 
t t+1 
• The same clock controls the circuits that generate the control function 
and the destination register 
• Registers are assumed to use positive-edge-triggered flip-flops school.edhole.com
 If two or more operations are to occur simultaneously, 
they are separated with commas 
P: R3 ¬ R5, MAR ¬ IR 
 Here, if the control function P = 1, load the contents of 
R5 into R3, and at the same time (clock), load the 
contents of register IR into register MAR 
Henry Hexmoor 
Register Transfer 
school.edhole.com
Symbols Description Examples 
Capital letters Denotes a register MAR, R2 
& numerals 
Parentheses () Denotes a part of a register R2(0-7), R2(L) 
Arrow ¬  Denotes transfer of information R2 ¬ R1 
Colon : Denotes termination of control function P: 
Comma , Separates two micro-operations A ¬ B, B ¬ A 
Henry Hexmoor 
Register Transfer 
school.edhole.com
 In a digital system with many registers, it is impractical to have 
data and control lines to directly allow each register to be 
loaded with the contents of every possible other registers 
 To completely connect n registers  n(n-1) lines 
 O(n2) cost 
 This is not a realistic approach to use in a large digital system 
 Instead, take a different approach 
 Have one centralized set of circuits for data transfer – the bus 
 Have control circuits to select which register is the source, and 
which is the destination 
Henry Hexmoor 
Register Transfer 
school.edhole.com
Bus is a path(of a group of wires) over which information is 
transferred, from any of several sources to any of several destinations. 
From a register to bus: BUS ¬ R 
Henry Hexmoor 
Register A Register B Register C Register D 
Bus lines 
Register A Register B Register C Register D 
1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 
B1C1D1 
4 x1 
MUX 
B2 C2 D2 
4 x1 
MUX 
B3C3D3 
4 x1 
MUX 
B4C4D4 
4 x1 
MUX 
4-line bus 
x 
y 
select 
0 0 0 0 
Bus and Memory Transfers 
school.edhole.com
Bus lines 
Three-State Bus Buffers 
Bus line with three-state buffers 
Henry Hexmoor 
Reg. R0 Reg. R1 Reg. R2 Reg. R3 
2 x 4 
Decoder 
Bus and Memory Transfers 
Load 
D0 D1 D2 D z 3 
w 
Select E (enable) 
Output Y=A if C=1 
Normal input A High-impedence if C=0 
Control input C 
Select 
Enable 
0 
12 
3 
S0 
S1 
A0 
B0 
C0 
D0 
Bus line for bit 0 
school.edhole.com
 Depending on whether the bus is to be mentioned explicitly or 
not, register transfer can be indicated as either 
or 
 In the former case the bus is implicit, but in the latter, it is 
explicitly indicated 
Henry Hexmoor 
Bus and Memory Transfers 
R2 ¬ R1 
BUS ¬ R1, R2 ¬ BUS 
school.edhole.com
 Memory (RAM) can be thought as a sequential circuits 
containing some number of registers 
 These registers hold the words of memory 
 Each of the r registers is indicated by an address 
 These addresses range from 0 to r-1 
 Each register (word) can hold n bits of data 
 Assume the RAM contains r = 2k words. It needs the following 
 n data input lines 
 n data output lines 
 k address lines 
 A Read control line 
 A Write control line 
Henry Hexmoor 
Bus and Memory Transfers 
data input lines 
n 
n 
data output lines 
k 
address lines 
Read 
Write 
RAM 
unit 
school.edhole.com
 Collectively, the memory is viewed at the register level as a 
device, M. 
 Since it contains multiple locations, we must specify which 
address in memory we will be using 
 This is done by indexing memory references 
 Memory is usually accessed in computer systems by putting the 
desired address in a special register, the Memory Address 
Register (MAR, or AR) 
 When memory is accessed, the contents of the MAR get sent to 
the memory unit’s address lines 
Henry Hexmoor 
Bus and Memory Transfers 
M 
AR Memory 
unit 
Read 
Write 
Data out Data in 
school.edhole.com
 To read a value from a location in memory and load it into a 
register, the register transfer language notation looks like this: 
 This causes the following to occur 
 The contents of the MAR get sent to the memory address lines 
 A Read (= 1) gets sent to the memory unit 
 The contents of the specified address are put on the memory’s output data 
Henry Hexmoor 
lines 
 These get sent over the bus to be loaded into register R1 
Bus and Memory Transfers 
R1 ¬ M[MAR] 
school.edhole.com
Bus and Memory Transfers 
 To write a value from a register to a location in memory looks 
like this in register transfer language: 
M[MAR] ¬ R1 
 This causes the following to occur 
 The contents of the MAR get sent to the memory address lines 
 A Write (= 1) gets sent to the memory unit 
 The values in register R1 get sent over the bus to the data input lines of the 
Henry Hexmoor 
memory 
 The values get loaded into the specified address in the memory 
school.edhole.com
Henry Hexmoor 
Bus and Memory Transfers 
A ¬ B Transfer content of reg. B into reg. A 
AR ¬ DR(AD) Transfer content of AD portion of reg. DR into reg. AR 
A ¬  constant Transfer a binary constant into reg. A 
ABUS ¬ R1, Transfer content of R1 into bus A and, at the same time, 
R2 ¬ ABUS transfer content of bus A into R2 
AR Address register 
DR Data register 
M[R] Memory word specified by reg. R 
M Equivalent to M[AR] 
DR ¬  M Memory read operation: transfers content of 
memory word specified by AR into DR 
M ¬  DR Memory write operation: transfers content of 
DR into memory word specified by AR 
school.edhole.com
• Computer system microoperations are of four types: 
Henry Hexmoor 
- Register transfer microoperations 
- Arithmetic microoperations 
- Logic microoperations 
- Shift microoperations 
Arithmetic Microoperations 
school.edhole.com
 The basic arithmetic microoperations are 
 Addition 
 Subtraction 
 Increment 
 Decrement 
 The additional arithmetic microoperations are 
 Add with carry 
 Subtract with borrow 
 Transfer/Load 
 etc. … 
Henry Hexmoor 
Arithmetic Microoperations 
Summary of Typical Arithmetic Micro-Operations 
R3 ¬  R1 + R2 Contents of R1 plus R2 transferred to R3 
R3 ¬  R1 - R2 Contents of R1 minus R2 transferred to R3 
R2 ¬  R2’ Complement the contents of R2 
R2 ¬  R2’+ 1 2's complement the contents of R2 (negate) 
R3 ¬  R1 + R2’+ 1 subtraction 
R1 ¬  R1 + 1 Increment 
schooRl.1e ¬d  hR1o - l1e.comDecrement
Henry Hexmoor 
B0 A0 
FA C2 
FA C1 
FA FA 
C0 
S0 
B1 A1 
S1 
B2 A2 
S2 
B3 A3 
S3 
C3 
C4 
Binary Adder-Subtractor 
B0 A0 
FA C1 FA 
C0 
S0 
B1 A1 
S1 
B2 A2 
FA C2 
S2 
B3 A3 
FA C3 
C4 S3 
M 
Binary Incrementer 
A0 1 
x y 
HA 
C S 
S0 
A1 
x y 
HA 
C S 
S1 
A2 
x y 
HA 
C S 
S2 
A3 
x y 
HA 
C S 
C4 S3 
Binary Adder 
Arithmetic Microoperations 
school.edhole.com
Henry Hexmoor 
S1 
S0 
012 
3 
4x1 
MUX 
X0 
Y0 
C0 
FA D0 
C1 
S1 
S0 
012 3 
4x1 
MUX 
X1 
Y1 
C1 
FA D1 
C2 
S1 
S0 
012 
3 
4x1 
MUX 
X2 
Y2 
C2 
FA D2 
C3 
S1 
S0 
012 
3 
4x1 
MUX 
X3 
Y3 
C3 
FA D3 
C4 
Cout 
A0 
B0 
A1 
B1 
A2 
B2 
A3 
B3 
0 1 
SS01 Cin 
S1 S0 Cin Y Output Microoperation 
0 0 0 B D = A + B Add 
0 0 1 B D = A + B + 1 Add with carry 
0 1 0 B’ D = A + B’ Subtract with borrow 
0 1 1 B’ D = A + B’+ 1 Subtract 
1 0 0 0 D = A Transfer A 
1 0 1 0 D = A + 1 Increment A 
1 1 0 1 D = A - 1 Decrement A 
1 1 1 1 D = A Transfer A 
Arithmetic Microoperations 
school.edhole.com
 Specify binary operations on the strings of bits in registers 
 Logic microoperations are bit-wise operations, i.e., they work on the individual 
bits of data 
 useful for bit manipulations on binary data 
 useful for making logical decisions based on the bit value 
 There are, in principle, 16 different logic functions that can be 
defined over two binary input variables 
A B F0 F1 F2 … F13 F14 F15 
 However, most systems only implement four of these 
 AND (Ù), OR (Ú), XOR (Å), Complement/NOT 
 The others can be created from combination of these 
Henry Hexmoor 
Logic Microoperations 
0 0 0 0 0 … 1 1 1 
0 1 0 0 0 … 1 1 1 
1 0 0 0 1 … 0 1 1 
1 1 0 1 0 … 1 0 1 
school.edhole.com
• List of Logic Microoperations 
- 16 different logic operations with 2 binary vars. 
- n binary vars → 2 2 n functions 
• Truth tables for 16 functions of 2 variables and the 
corresponding 16 logic micro-operations 
Micro- 
Operations Name x 0 0 1 1 
y 0 1 0 1 
Henry Hexmoor 
Boolean 
Function 
Logic Microoperations 
0 0 0 0 F0 = 0 F ¬ 0 Clear 
0 0 0 1 F1 = xy F ¬ A Ù B AND 
0 0 1 0 F2 = xy' F ¬ A Ù B’ 
0 0 1 1 F3 = x F ¬ A Transfer A 
0 1 0 0 F4 = x'y F ¬ A’Ù B 
0 1 0 1 F5 = y F ¬ B Transfer B 
0 1 1 0 F6 = x Å y F ¬ A Å B Exclusive-OR 
0 1 1 1 F7 = x + y F ¬ A Ú B OR 
1 0 0 0 F8 = (x + y)' F ¬  (A Ú B)’ NOR 
1 0 0 1 F9 = (x Å y)' F ¬ (A Å B)’ Exclusive-NOR 
1 0 1 0 F10 = y' F ¬ B’ Complement B 
1 0 1 1 F11 = x + y' F ¬ A Ú B 
1 1 0 0 F12 = x' F ¬ A’ Complement A 
1 1 0 1 F13 = x' + y F ¬ A’Ú B 
1 1 1 0 F14 = (xy)' F ¬ (A Ù B)’ NAND 
school.e1 1d 1h 1ole . Fc1o5 =m 1 F ¬ all 1's Set to all 1's
Henry Hexmoor 
i 0 
Function table 
A 
S1 S0 Output m-operation 
0 0 F = A Ù B AND 
0 1 F = A Ú B OR 
1 0 F = A Å B XOR 
1 1 F = A’ Complement 
Logic Microoperations 
B 
S 
S 
F 
1 
0 
i 
i 
1 
2 
3 
4 X 1 
MUX 
Select 
school.edhole.com
 Logic microoperations can be used to manipulate individual bits or 
a portions of a word in a register 
 Consider the data in a register A. In another register, B, is bit data 
that will be used to modify the contents of A 
Selective-set A ¬ A + B 
Selective-complement A ¬ A Å B 
Selective-clear A ¬ A • B’ 
Mask (Delete) A ¬ A • B 
Clear A ¬ A Å B 
Insert A ¬ (A • B) + C 
Compare A ¬ A Å B 
 . . . 
Henry Hexmoor 
Logic Microoperations 
school.edhole.com
Logic Microoperations 
 In a selective set operation, the bit pattern in B is used to set 
certain bits in A 
Henry Hexmoor 
1 1 0 0 At 
1 0 1 0 B 
1 1 1 0 At+1 (A ¬ A + B) 
 If a bit in B is set to 1, that same position in A gets set to 1, 
otherwise that bit in A keeps its previous value 
school.edhole.com
Logic Microoperations 
 In a selective complement operation, the bit pattern in B is used to 
complement certain bits in A 
Henry Hexmoor 
1 1 0 0 At 
1 0 1 0 B 
0 1 1 0 At+1 (A ¬ A Å B) 
 If a bit in B is set to 1, that same position in A gets complemented 
from its original value, otherwise it is unchanged 
school.edhole.com
Logic Microoperations 
 In a selective clear operation, the bit pattern in B is used to clear 
certain bits in A 
Henry Hexmoor 
1 1 0 0 At 
1 0 1 0 B 
0 1 0 0 At+1 (A ¬ A × B’) 
 If a bit in B is set to 1, that same position in A gets set to 0, 
otherwise it is unchanged 
school.edhole.com
Logic Microoperations 
 In a mask operation, the bit pattern in B is used to clear certain 
bits in A 
Henry Hexmoor 
1 1 0 0 At 
1 0 1 0 B 
1 0 0 0 At+1 (A ¬ A × B) 
 If a bit in B is set to 0, that same position in A gets set to 0, 
otherwise it is unchanged 
school.edhole.com
 In a clear operation, if the bits in the same position in A and B are 
the same, they are cleared in A, otherwise they are set in A 
Henry Hexmoor 
1 1 0 0 At 
1 0 1 0 B 
0 1 1 0 At+1 (A ¬ A Å B) 
Logic Microoperations 
school.edhole.com
Logic Microoperations 
 An insert operation is used to introduce a specific bit pattern into A 
register, leaving the other bit positions unchanged 
 This is done as 
A mask operation to clear the desired bit positions, 
followed by 
An OR operation to introduce the new bits into the 
desired positions 
Example 
Suppose you wanted to introduce 1010 into the low order four 
bits of A: 1101 1000 1011 0001A (Original) 
Henry Hexmoor 
1101 1000 1011 1010 A (Desired) 
1101 1000 1011 0001 A (Original) 
1111 1111 1111 0000 Mask 
1101 1000 1011 0000 A 
(Intermediate) 
0000 0000 0000 1010 Added bits 
1101 1000 1011 1010 A (Desired) 
school.edhole.com
 In a logical shift the serial input to the shift is a 0. 
 A right logical shift operation: 
 A left logical shift operation: 
 In a Register Transfer Language, the following notation is used 
 shl for a logical shift left 
 shr for a logical shift right 
 Examples: 
 R2 ¬ shr R2 
 R3 ¬ shl R3 
Henry Hexmoor 
Shift Microoperations 
0 
0 
school.edhole.com
 In a circular shift the serial input is the bit that is shifted out of the 
other end of the register. 
 A right circular shift operation: 
 A left circular shift operation: 
 In a RTL, the following notation is used 
 cil for a circular shift left 
 cir for a circular shift right 
 Examples: 
 R2 ¬ cir R2 
 R3 ¬ cil R3 
Henry Hexmoor 
Shift Microoperations 
school.edhole.com
A logical shift fills the newly created bit position 
with zero: 
• An arithmetic shift fills the newly created bit 
position with a copy of the number’s sign bit: 
school.edhole.com 
Henry Hexmoor
 An left arithmetic shift operation must be checked for the overflow 
Henry Hexmoor 
Shift Microoperations 
0 
V 
Before the shift, if the leftmost two 
bits differ, the shift will result in an 
overflow 
sign 
bit 
• In a RTL, the following notation is used 
– ashl for an arithmetic shift left 
– ashr for an arithmetic shift right 
– Examples: 
» R2 ¬ ashr R2 
» R3 ¬ ashl R3 
school.edhole.com
Henry Hexmoor 
Shift Microoperations 
Select 0 for shift right (down) 
Serial 1 for shift left (up) 
input (IR) 
S 
01 
MUX H0 
S 
01 
MUX H1 
S 
01 
MUX H2 
S 
01 
MUX H3 
A0 
A1 
A2 
A3 
Serial 
input (IL) 
school.edhole.com
C 
Select 
C 4 x 1 
i+1 i 
S3 S2 S1 S0 Cin Operation Function 
0 0 0 0 0 F = A Transfer A 
0 0 0 0 1 F = A + 1 Increment A 
0 0 0 1 0 F = A + B Addition 
0 0 0 1 1 F = A + B + 1 Add with carry 
0 0 1 0 0 F = A + B’ Subtract with borrow 
0 0 1 0 1 F = A + B’+ 1 Subtraction 
0 0 1 1 0 F = A - 1 Decrement A 
0 0 1 1 1 F = A TransferA 
0 1 0 0 X F = A Ù B AND 
0 1 0 1 X F = A Ú B OR 
0 1 1 0 X F = A Å B XOR 
0 1 1 1 X F = A’ Complement A 
1 0 X X X F = shr A Shift right A into F 
1 1 X X X F = shl A Shift left A into F 
Henry Hexmoor 
Shift Microoperations 
Arithmetic 
Circuit 
Logic 
Circuit 
MUX 
0123 
F 
S3 
S2 
S1 
S0 
B 
A 
i 
A 
D 
A 
E 
shr 
shl 
i 
i 
i+1 
i-1 
i 
i 
school.edhole.com
1. A Switch-tail ring counter (John counter) uses the 
complement of the serial output of a right shift 
register as its serial input. Starting from an initial 
state 0000, list the sequence of states after each shift 
until the register returns to 0000. (Q7-9a) 
2. Use D-type flip flops and gates to design a counter 
with the following repeated binary sequence: 0, 1, 3, 
2, 4, 6. (Q7-18) 
school.edhole.com 
Henry Hexmoor

More Related Content

What's hot

Register transfer & microoperations moris mano ch 04
Register transfer & microoperations    moris mano ch 04Register transfer & microoperations    moris mano ch 04
Register transfer & microoperations moris mano ch 04thearticlenow
 
REGISTER TRANSFER AND MICRO OPERATIONS
REGISTER TRANSFER AND MICRO OPERATIONSREGISTER TRANSFER AND MICRO OPERATIONS
REGISTER TRANSFER AND MICRO OPERATIONSAnonymous Red
 
Assembly Language Lecture 4
Assembly Language Lecture 4Assembly Language Lecture 4
Assembly Language Lecture 4Motaz Saad
 
Computer architecture register transfer languages rtl
Computer architecture register transfer languages rtlComputer architecture register transfer languages rtl
Computer architecture register transfer languages rtlMazin Alwaaly
 
bus and memory tranfer (computer organaization)
bus and memory tranfer (computer organaization)bus and memory tranfer (computer organaization)
bus and memory tranfer (computer organaization)Siddhi Viradiya
 
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMINGChapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMINGFrankie Jones
 
Instruction sets of 8086
Instruction sets of 8086Instruction sets of 8086
Instruction sets of 8086Mahalakshmiv11
 
8051 addressing modes
8051 addressing modes8051 addressing modes
8051 addressing modessb108ec
 
(246431835) instruction set principles (2) (1)
(246431835) instruction set principles (2) (1)(246431835) instruction set principles (2) (1)
(246431835) instruction set principles (2) (1)Alveena Saleem
 
Assembly language programming
Assembly language programming Assembly language programming
Assembly language programming Gaurav Takrani
 
overview of register transfer, micro operations and basic computer organizati...
overview of register transfer, micro operations and basic computer organizati...overview of register transfer, micro operations and basic computer organizati...
overview of register transfer, micro operations and basic computer organizati...Rai University
 
11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes Sher Shah Merkhel
 
Instruction set of 8086
Instruction set of 8086Instruction set of 8086
Instruction set of 8086Vijay Kumar
 
Register transfer and microoperations part 1
Register transfer and microoperations part 1Register transfer and microoperations part 1
Register transfer and microoperations part 1Prasenjit Dey
 

What's hot (20)

Register transfer & microoperations moris mano ch 04
Register transfer & microoperations    moris mano ch 04Register transfer & microoperations    moris mano ch 04
Register transfer & microoperations moris mano ch 04
 
REGISTER TRANSFER AND MICRO OPERATIONS
REGISTER TRANSFER AND MICRO OPERATIONSREGISTER TRANSFER AND MICRO OPERATIONS
REGISTER TRANSFER AND MICRO OPERATIONS
 
Assembly Language Lecture 4
Assembly Language Lecture 4Assembly Language Lecture 4
Assembly Language Lecture 4
 
RTL
RTLRTL
RTL
 
Assembly Language -I
Assembly Language -IAssembly Language -I
Assembly Language -I
 
Computer architecture register transfer languages rtl
Computer architecture register transfer languages rtlComputer architecture register transfer languages rtl
Computer architecture register transfer languages rtl
 
Bus system
Bus systemBus system
Bus system
 
bus and memory tranfer (computer organaization)
bus and memory tranfer (computer organaization)bus and memory tranfer (computer organaization)
bus and memory tranfer (computer organaization)
 
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMINGChapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
 
Instruction sets of 8086
Instruction sets of 8086Instruction sets of 8086
Instruction sets of 8086
 
8051 addressing modes
8051 addressing modes8051 addressing modes
8051 addressing modes
 
Memory Reference Instructions
Memory Reference InstructionsMemory Reference Instructions
Memory Reference Instructions
 
Addressing modes
Addressing modesAddressing modes
Addressing modes
 
(246431835) instruction set principles (2) (1)
(246431835) instruction set principles (2) (1)(246431835) instruction set principles (2) (1)
(246431835) instruction set principles (2) (1)
 
Cao
CaoCao
Cao
 
Assembly language programming
Assembly language programming Assembly language programming
Assembly language programming
 
overview of register transfer, micro operations and basic computer organizati...
overview of register transfer, micro operations and basic computer organizati...overview of register transfer, micro operations and basic computer organizati...
overview of register transfer, micro operations and basic computer organizati...
 
11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes
 
Instruction set of 8086
Instruction set of 8086Instruction set of 8086
Instruction set of 8086
 
Register transfer and microoperations part 1
Register transfer and microoperations part 1Register transfer and microoperations part 1
Register transfer and microoperations part 1
 

Viewers also liked

Bedrijfspresentatie clubvan25 nov13 - slideshare
Bedrijfspresentatie clubvan25 nov13 - slideshareBedrijfspresentatie clubvan25 nov13 - slideshare
Bedrijfspresentatie clubvan25 nov13 - slideshareJolien van der Werff
 
My Seatmate Lives In China Gaetc Nov 2007 Touploadversion
My Seatmate Lives In China Gaetc Nov 2007 TouploadversionMy Seatmate Lives In China Gaetc Nov 2007 Touploadversion
My Seatmate Lives In China Gaetc Nov 2007 TouploadversionVicki Davis
 
Tournée Générale 29 mei 2013 | Archiefbank Vlaanderen
Tournée Générale 29 mei 2013 | Archiefbank VlaanderenTournée Générale 29 mei 2013 | Archiefbank Vlaanderen
Tournée Générale 29 mei 2013 | Archiefbank VlaanderenFARO
 
Народный бюджет 2011 - 2014
Народный бюджет 2011 - 2014Народный бюджет 2011 - 2014
Народный бюджет 2011 - 2014Svyatoslava
 
Highly Recommended: Harnessing WOM and Social Media to Build Your Brand and D...
Highly Recommended: Harnessing WOM and Social Media to Build Your Brand and D...Highly Recommended: Harnessing WOM and Social Media to Build Your Brand and D...
Highly Recommended: Harnessing WOM and Social Media to Build Your Brand and D...cadmef
 
Reli - vakantiewoningen - Languedoc - 2015
Reli - vakantiewoningen - Languedoc - 2015Reli - vakantiewoningen - Languedoc - 2015
Reli - vakantiewoningen - Languedoc - 2015RELI_Vakantiewoningen
 
Choose Your Habits, Change Your Life: IGNITE #skITSummit2015
Choose Your Habits, Change Your Life: IGNITE #skITSummit2015Choose Your Habits, Change Your Life: IGNITE #skITSummit2015
Choose Your Habits, Change Your Life: IGNITE #skITSummit2015Vicki Davis
 
Tweet Success: Social Media Trends and Strategies
Tweet Success: Social Media Trends and StrategiesTweet Success: Social Media Trends and Strategies
Tweet Success: Social Media Trends and StrategiesVicki Davis
 

Viewers also liked (10)

Bedrijfspresentatie clubvan25 nov13 - slideshare
Bedrijfspresentatie clubvan25 nov13 - slideshareBedrijfspresentatie clubvan25 nov13 - slideshare
Bedrijfspresentatie clubvan25 nov13 - slideshare
 
My Seatmate Lives In China Gaetc Nov 2007 Touploadversion
My Seatmate Lives In China Gaetc Nov 2007 TouploadversionMy Seatmate Lives In China Gaetc Nov 2007 Touploadversion
My Seatmate Lives In China Gaetc Nov 2007 Touploadversion
 
Tournée Générale 29 mei 2013 | Archiefbank Vlaanderen
Tournée Générale 29 mei 2013 | Archiefbank VlaanderenTournée Générale 29 mei 2013 | Archiefbank Vlaanderen
Tournée Générale 29 mei 2013 | Archiefbank Vlaanderen
 
Народный бюджет 2011 - 2014
Народный бюджет 2011 - 2014Народный бюджет 2011 - 2014
Народный бюджет 2011 - 2014
 
Highly Recommended: Harnessing WOM and Social Media to Build Your Brand and D...
Highly Recommended: Harnessing WOM and Social Media to Build Your Brand and D...Highly Recommended: Harnessing WOM and Social Media to Build Your Brand and D...
Highly Recommended: Harnessing WOM and Social Media to Build Your Brand and D...
 
Reli - vakantiewoningen - Languedoc - 2015
Reli - vakantiewoningen - Languedoc - 2015Reli - vakantiewoningen - Languedoc - 2015
Reli - vakantiewoningen - Languedoc - 2015
 
Lecture 04
Lecture 04Lecture 04
Lecture 04
 
Employability
EmployabilityEmployability
Employability
 
Choose Your Habits, Change Your Life: IGNITE #skITSummit2015
Choose Your Habits, Change Your Life: IGNITE #skITSummit2015Choose Your Habits, Change Your Life: IGNITE #skITSummit2015
Choose Your Habits, Change Your Life: IGNITE #skITSummit2015
 
Tweet Success: Social Media Trends and Strategies
Tweet Success: Social Media Trends and StrategiesTweet Success: Social Media Trends and Strategies
Tweet Success: Social Media Trends and Strategies
 

Similar to Top schools in noida

Register Transfer Language & Microoperations.ppt
Register Transfer Language & Microoperations.pptRegister Transfer Language & Microoperations.ppt
Register Transfer Language & Microoperations.pptAldrianSisican
 
CO UNIT I PART I NOTES (1).ppt
CO UNIT I PART I NOTES (1).pptCO UNIT I PART I NOTES (1).ppt
CO UNIT I PART I NOTES (1).pptAyushiBhatlaITA001
 
Regis&Microo_fgfhkgfvg microperation aee
Regis&Microo_fgfhkgfvg microperation aeeRegis&Microo_fgfhkgfvg microperation aee
Regis&Microo_fgfhkgfvg microperation aeeBala Anand
 
Commputer organization and assembly .ppt
Commputer organization and assembly .pptCommputer organization and assembly .ppt
Commputer organization and assembly .pptamanterefe99
 
REGISTER TRANSFER AND MICROOPERATIONS
REGISTER  TRANSFER  AND  MICROOPERATIONSREGISTER  TRANSFER  AND  MICROOPERATIONS
REGISTER TRANSFER AND MICROOPERATIONSDr. Ajay Kumar Singh
 
unit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architectureunit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and ArchitectureSwapnitaSrivastava1
 
PPT in register and micro operations in electronic
PPT in register and micro operations in electronicPPT in register and micro operations in electronic
PPT in register and micro operations in electronicaaravjamela
 
Computer organiztion4
Computer organiztion4Computer organiztion4
Computer organiztion4Umang Gupta
 
LEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.pptLEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.pptmailmynew202
 
Register transfer and micro operation
Register transfer and micro operationRegister transfer and micro operation
Register transfer and micro operationKamal Acharya
 
Register transfer and microoperations
Register transfer and microoperationsRegister transfer and microoperations
Register transfer and microoperationsSURBHI SAROHA
 
Computer Organization & Architecture.ppt
Computer Organization & Architecture.pptComputer Organization & Architecture.ppt
Computer Organization & Architecture.pptGauravSharmaIAHAP
 
student important knowledge on computer data .pptx
student important knowledge on computer data .pptxstudent important knowledge on computer data .pptx
student important knowledge on computer data .pptxjainyshah20
 

Similar to Top schools in noida (20)

COA LESSON.ppt
COA LESSON.pptCOA LESSON.ppt
COA LESSON.ppt
 
Register Transfer Language & Microoperations.ppt
Register Transfer Language & Microoperations.pptRegister Transfer Language & Microoperations.ppt
Register Transfer Language & Microoperations.ppt
 
CO UNIT I PART I NOTES (1).ppt
CO UNIT I PART I NOTES (1).pptCO UNIT I PART I NOTES (1).ppt
CO UNIT I PART I NOTES (1).ppt
 
Regis&Microo_fgfhkgfvg microperation aee
Regis&Microo_fgfhkgfvg microperation aeeRegis&Microo_fgfhkgfvg microperation aee
Regis&Microo_fgfhkgfvg microperation aee
 
Commputer organization and assembly .ppt
Commputer organization and assembly .pptCommputer organization and assembly .ppt
Commputer organization and assembly .ppt
 
coa
coacoa
coa
 
REGISTER TRANSFER AND MICROOPERATIONS
REGISTER  TRANSFER  AND  MICROOPERATIONSREGISTER  TRANSFER  AND  MICROOPERATIONS
REGISTER TRANSFER AND MICROOPERATIONS
 
Lecture 7
Lecture 7Lecture 7
Lecture 7
 
unit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architectureunit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architecture
 
Register Transfer Language
Register Transfer LanguageRegister Transfer Language
Register Transfer Language
 
PPT in register and micro operations in electronic
PPT in register and micro operations in electronicPPT in register and micro operations in electronic
PPT in register and micro operations in electronic
 
Bus and Memory transfer
Bus and Memory transferBus and Memory transfer
Bus and Memory transfer
 
Computer organiztion4
Computer organiztion4Computer organiztion4
Computer organiztion4
 
Functional organization
Functional organizationFunctional organization
Functional organization
 
LEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.pptLEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.ppt
 
Lecture 6
Lecture 6Lecture 6
Lecture 6
 
Register transfer and micro operation
Register transfer and micro operationRegister transfer and micro operation
Register transfer and micro operation
 
Register transfer and microoperations
Register transfer and microoperationsRegister transfer and microoperations
Register transfer and microoperations
 
Computer Organization & Architecture.ppt
Computer Organization & Architecture.pptComputer Organization & Architecture.ppt
Computer Organization & Architecture.ppt
 
student important knowledge on computer data .pptx
student important knowledge on computer data .pptxstudent important knowledge on computer data .pptx
student important knowledge on computer data .pptx
 

More from Edhole.com

Chartered accountant in dwarka
Chartered accountant in dwarkaChartered accountant in dwarka
Chartered accountant in dwarkaEdhole.com
 
Ca firm in dwarka
Ca firm in dwarkaCa firm in dwarka
Ca firm in dwarkaEdhole.com
 
Website development company surat
Website development company suratWebsite development company surat
Website development company suratEdhole.com
 
Website designing company in surat
Website designing company in suratWebsite designing company in surat
Website designing company in suratEdhole.com
 
Website dsigning company in india
Website dsigning company in indiaWebsite dsigning company in india
Website dsigning company in indiaEdhole.com
 
Website designing company in delhi
Website designing company in delhiWebsite designing company in delhi
Website designing company in delhiEdhole.com
 
Chartered accountant in dwarka
Chartered accountant in dwarkaChartered accountant in dwarka
Chartered accountant in dwarkaEdhole.com
 
Ca firm in dwarka
Ca firm in dwarkaCa firm in dwarka
Ca firm in dwarkaEdhole.com
 
Website development company surat
Website development company suratWebsite development company surat
Website development company suratEdhole.com
 
Website designing company in surat
Website designing company in suratWebsite designing company in surat
Website designing company in suratEdhole.com
 
Website designing company in india
Website designing company in indiaWebsite designing company in india
Website designing company in indiaEdhole.com
 
Website designing company in delhi
Website designing company in delhiWebsite designing company in delhi
Website designing company in delhiEdhole.com
 
Website designing company in mumbai
Website designing company in mumbaiWebsite designing company in mumbai
Website designing company in mumbaiEdhole.com
 
Website development company surat
Website development company suratWebsite development company surat
Website development company suratEdhole.com
 
Website desinging company in surat
Website desinging company in suratWebsite desinging company in surat
Website desinging company in suratEdhole.com
 
Website designing company in india
Website designing company in indiaWebsite designing company in india
Website designing company in indiaEdhole.com
 

More from Edhole.com (20)

Ca in patna
Ca in patnaCa in patna
Ca in patna
 
Chartered accountant in dwarka
Chartered accountant in dwarkaChartered accountant in dwarka
Chartered accountant in dwarka
 
Ca in dwarka
Ca in dwarkaCa in dwarka
Ca in dwarka
 
Ca firm in dwarka
Ca firm in dwarkaCa firm in dwarka
Ca firm in dwarka
 
Website development company surat
Website development company suratWebsite development company surat
Website development company surat
 
Website designing company in surat
Website designing company in suratWebsite designing company in surat
Website designing company in surat
 
Website dsigning company in india
Website dsigning company in indiaWebsite dsigning company in india
Website dsigning company in india
 
Website designing company in delhi
Website designing company in delhiWebsite designing company in delhi
Website designing company in delhi
 
Ca in patna
Ca in patnaCa in patna
Ca in patna
 
Chartered accountant in dwarka
Chartered accountant in dwarkaChartered accountant in dwarka
Chartered accountant in dwarka
 
Ca firm in dwarka
Ca firm in dwarkaCa firm in dwarka
Ca firm in dwarka
 
Ca in dwarka
Ca in dwarkaCa in dwarka
Ca in dwarka
 
Website development company surat
Website development company suratWebsite development company surat
Website development company surat
 
Website designing company in surat
Website designing company in suratWebsite designing company in surat
Website designing company in surat
 
Website designing company in india
Website designing company in indiaWebsite designing company in india
Website designing company in india
 
Website designing company in delhi
Website designing company in delhiWebsite designing company in delhi
Website designing company in delhi
 
Website designing company in mumbai
Website designing company in mumbaiWebsite designing company in mumbai
Website designing company in mumbai
 
Website development company surat
Website development company suratWebsite development company surat
Website development company surat
 
Website desinging company in surat
Website desinging company in suratWebsite desinging company in surat
Website desinging company in surat
 
Website designing company in india
Website designing company in indiaWebsite designing company in india
Website designing company in india
 

Recently uploaded

Biting mechanism of poisonous snakes.pdf
Biting mechanism of poisonous snakes.pdfBiting mechanism of poisonous snakes.pdf
Biting mechanism of poisonous snakes.pdfadityarao40181
 
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17Celine George
 
Blooming Together_ Growing a Community Garden Worksheet.docx
Blooming Together_ Growing a Community Garden Worksheet.docxBlooming Together_ Growing a Community Garden Worksheet.docx
Blooming Together_ Growing a Community Garden Worksheet.docxUnboundStockton
 
Introduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher EducationIntroduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher Educationpboyjonauth
 
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Krashi Coaching
 
CARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxCARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxGaneshChakor2
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfsanyamsingh5019
 
call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️
call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️
call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️9953056974 Low Rate Call Girls In Saket, Delhi NCR
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Sapana Sha
 
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptxVS Mahajan Coaching Centre
 
Presiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha electionsPresiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha electionsanshu789521
 
Science lesson Moon for 4th quarter lesson
Science lesson Moon for 4th quarter lessonScience lesson Moon for 4th quarter lesson
Science lesson Moon for 4th quarter lessonJericReyAuditor
 
Pharmacognosy Flower 3. Compositae 2023.pdf
Pharmacognosy Flower 3. Compositae 2023.pdfPharmacognosy Flower 3. Compositae 2023.pdf
Pharmacognosy Flower 3. Compositae 2023.pdfMahmoud M. Sallam
 
भारत-रोम व्यापार.pptx, Indo-Roman Trade,
भारत-रोम व्यापार.pptx, Indo-Roman Trade,भारत-रोम व्यापार.pptx, Indo-Roman Trade,
भारत-रोम व्यापार.pptx, Indo-Roman Trade,Virag Sontakke
 
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdfEnzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdfSumit Tiwari
 
Science 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its CharacteristicsScience 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its CharacteristicsKarinaGenton
 
internship ppt on smartinternz platform as salesforce developer
internship ppt on smartinternz platform as salesforce developerinternship ppt on smartinternz platform as salesforce developer
internship ppt on smartinternz platform as salesforce developerunnathinaik
 

Recently uploaded (20)

Biting mechanism of poisonous snakes.pdf
Biting mechanism of poisonous snakes.pdfBiting mechanism of poisonous snakes.pdf
Biting mechanism of poisonous snakes.pdf
 
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
 
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
 
Blooming Together_ Growing a Community Garden Worksheet.docx
Blooming Together_ Growing a Community Garden Worksheet.docxBlooming Together_ Growing a Community Garden Worksheet.docx
Blooming Together_ Growing a Community Garden Worksheet.docx
 
Introduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher EducationIntroduction to ArtificiaI Intelligence in Higher Education
Introduction to ArtificiaI Intelligence in Higher Education
 
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
 
CARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxCARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptx
 
9953330565 Low Rate Call Girls In Rohini Delhi NCR
9953330565 Low Rate Call Girls In Rohini  Delhi NCR9953330565 Low Rate Call Girls In Rohini  Delhi NCR
9953330565 Low Rate Call Girls In Rohini Delhi NCR
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdf
 
call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️
call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️
call girls in Kamla Market (DELHI) 🔝 >༒9953330565🔝 genuine Escort Service 🔝✔️✔️
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
 
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
 
Presiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha electionsPresiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha elections
 
Science lesson Moon for 4th quarter lesson
Science lesson Moon for 4th quarter lessonScience lesson Moon for 4th quarter lesson
Science lesson Moon for 4th quarter lesson
 
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
 
Pharmacognosy Flower 3. Compositae 2023.pdf
Pharmacognosy Flower 3. Compositae 2023.pdfPharmacognosy Flower 3. Compositae 2023.pdf
Pharmacognosy Flower 3. Compositae 2023.pdf
 
भारत-रोम व्यापार.pptx, Indo-Roman Trade,
भारत-रोम व्यापार.pptx, Indo-Roman Trade,भारत-रोम व्यापार.pptx, Indo-Roman Trade,
भारत-रोम व्यापार.pptx, Indo-Roman Trade,
 
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdfEnzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
 
Science 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its CharacteristicsScience 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its Characteristics
 
internship ppt on smartinternz platform as salesforce developer
internship ppt on smartinternz platform as salesforce developerinternship ppt on smartinternz platform as salesforce developer
internship ppt on smartinternz platform as salesforce developer
 

Top schools in noida

  • 1. Henry Hexmoor By: school.edhole.com
  • 3. Henry Hexmoor • Register Transfer Language • Register Transfer • Bus and Memory Transfers • Arithmetic Microoperations • Logic Microoperations • Shift Microoperations • Arithmetic Logic Shift Unit school.edhole.com
  • 4.  Combinational and sequential circuits can be used to create simple digital systems.  These are the low-level building blocks of a digital computer.  Simple digital systems are frequently characterized in terms of  the registers they contain, and  the operations that they perform.  Typically,  What operations are performed on the data in the registers  What information is passed between registers school.edhole.com Henry Hexmoor
  • 5.  The operations on the data in registers are called microoperations.  The functions built into registers are examples of microoperations  Shift  Load  Clear  Increment  … Henry Hexmoor Register Transfer Language school.edhole.com
  • 6. An elementary operation performed (during one clock pulse), on the information stored in one or more registers R ¬ f(R, R) Henry Hexmoor Register Transfer Language f: shift, load, clear, increment, add, subtract, complement, and, or, xor, … ALU (f) Registers (R) 1 clock cycle school.edhole.com
  • 7. Register Transfer Language • Definition of the (internal) organization of a computer - Set of registers and their functions - Microoperations set Henry Hexmoor Set of allowable microoperations provided by the organization of the computer - Control signals that initiate the sequence of microoperations (to perform the functions) school.edhole.com
  • 8.  Viewing a computer, or any digital system, in this way is called the register transfer level  This is because we’re focusing on  The system’s registers  The data transformations in them, and  The data transfers between them. Henry Hexmoor Register Transfer Language school.edhole.com
  • 9.  Rather than specifying a digital system in words, a specific notation is used, register transfer language  For any function of the computer, the register transfer language can be used to describe the (sequence of) microoperations  Register transfer language  A symbolic language  A convenient tool for describing the internal organization of digital computers  Can also be used to facilitate the design process of digital systems. Henry Hexmoor Register Transfer Language school.edhole.com
  • 10.  Registers are designated by capital letters, sometimes followed by numbers (e.g., A, R13, IR)  Often the names indicate function:  MAR - memory address register  PC- program counter  IR - instruction register  Registers and their contents can be viewed and represented in various ways  A register can be viewed as a single entity:  Registers may also be represented showing the bits of data they contain Henry Hexmoor Register Transfer Language MAR school.edhole.com
  • 11. • Designation of a register Henry Hexmoor Register Transfer Language R1 Register 15 0 Numbering of bits Showing individual bits 15 8 7 0 PC(H) PC(L) Subfields - a register - portion of a register - a bit of a register • Common ways of drawing the block diagram of a register 7 6 5 4 3 2 1 0 R2 school.edhole.com
  • 12.  Copying the contents of one register to another is a register transfer  A register transfer is indicated as R2 ¬ R1 In this case the contents of register R1 are copied (loaded) into register R2 A simultaneous transfer of all bits from the source R1 to the destination register R2, during one clock pulse Note that this is a non-destructive; i.e. the contents of R1 are not altered by copying (loading) them to R2 Henry Hexmoor Register Transfer school.edhole.com
  • 13.  A register transfer such as R3 ¬ R5 Implies that the digital system has the data lines from the source register (R5) to the destination register (R3) Parallel load in the destination register (R3) Control lines to perform the action Henry Hexmoor Register Transfer school.edhole.com
  • 14.  Often actions need to only occur if a certain condition is true  This is similar to an “if” statement in a programming language  In digital systems, this is often done via a control signal, called a control function If the signal is 1, the action takes place  This is represented as: P: R2 ¬ R1 Which means “if P = 1, then load the contents of register R1 into register R2”, i.e., if (P = 1) then (R2 ¬ R1) Henry Hexmoor Register Transfer school.edhole.com
  • 15. Implementation of controlled transfer P: R2 ¬ R1 Block diagram Timing diagram Henry Hexmoor Register Transfer Clock Transfer occurs here R2 R1 Control Circuit P Load n Clock Load t t+1 • The same clock controls the circuits that generate the control function and the destination register • Registers are assumed to use positive-edge-triggered flip-flops school.edhole.com
  • 16.  If two or more operations are to occur simultaneously, they are separated with commas P: R3 ¬ R5, MAR ¬ IR  Here, if the control function P = 1, load the contents of R5 into R3, and at the same time (clock), load the contents of register IR into register MAR Henry Hexmoor Register Transfer school.edhole.com
  • 17. Symbols Description Examples Capital letters Denotes a register MAR, R2 & numerals Parentheses () Denotes a part of a register R2(0-7), R2(L) Arrow ¬ Denotes transfer of information R2 ¬ R1 Colon : Denotes termination of control function P: Comma , Separates two micro-operations A ¬ B, B ¬ A Henry Hexmoor Register Transfer school.edhole.com
  • 18.  In a digital system with many registers, it is impractical to have data and control lines to directly allow each register to be loaded with the contents of every possible other registers  To completely connect n registers  n(n-1) lines  O(n2) cost  This is not a realistic approach to use in a large digital system  Instead, take a different approach  Have one centralized set of circuits for data transfer – the bus  Have control circuits to select which register is the source, and which is the destination Henry Hexmoor Register Transfer school.edhole.com
  • 19. Bus is a path(of a group of wires) over which information is transferred, from any of several sources to any of several destinations. From a register to bus: BUS ¬ R Henry Hexmoor Register A Register B Register C Register D Bus lines Register A Register B Register C Register D 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 B1C1D1 4 x1 MUX B2 C2 D2 4 x1 MUX B3C3D3 4 x1 MUX B4C4D4 4 x1 MUX 4-line bus x y select 0 0 0 0 Bus and Memory Transfers school.edhole.com
  • 20. Bus lines Three-State Bus Buffers Bus line with three-state buffers Henry Hexmoor Reg. R0 Reg. R1 Reg. R2 Reg. R3 2 x 4 Decoder Bus and Memory Transfers Load D0 D1 D2 D z 3 w Select E (enable) Output Y=A if C=1 Normal input A High-impedence if C=0 Control input C Select Enable 0 12 3 S0 S1 A0 B0 C0 D0 Bus line for bit 0 school.edhole.com
  • 21.  Depending on whether the bus is to be mentioned explicitly or not, register transfer can be indicated as either or  In the former case the bus is implicit, but in the latter, it is explicitly indicated Henry Hexmoor Bus and Memory Transfers R2 ¬ R1 BUS ¬ R1, R2 ¬ BUS school.edhole.com
  • 22.  Memory (RAM) can be thought as a sequential circuits containing some number of registers  These registers hold the words of memory  Each of the r registers is indicated by an address  These addresses range from 0 to r-1  Each register (word) can hold n bits of data  Assume the RAM contains r = 2k words. It needs the following  n data input lines  n data output lines  k address lines  A Read control line  A Write control line Henry Hexmoor Bus and Memory Transfers data input lines n n data output lines k address lines Read Write RAM unit school.edhole.com
  • 23.  Collectively, the memory is viewed at the register level as a device, M.  Since it contains multiple locations, we must specify which address in memory we will be using  This is done by indexing memory references  Memory is usually accessed in computer systems by putting the desired address in a special register, the Memory Address Register (MAR, or AR)  When memory is accessed, the contents of the MAR get sent to the memory unit’s address lines Henry Hexmoor Bus and Memory Transfers M AR Memory unit Read Write Data out Data in school.edhole.com
  • 24.  To read a value from a location in memory and load it into a register, the register transfer language notation looks like this:  This causes the following to occur  The contents of the MAR get sent to the memory address lines  A Read (= 1) gets sent to the memory unit  The contents of the specified address are put on the memory’s output data Henry Hexmoor lines  These get sent over the bus to be loaded into register R1 Bus and Memory Transfers R1 ¬ M[MAR] school.edhole.com
  • 25. Bus and Memory Transfers  To write a value from a register to a location in memory looks like this in register transfer language: M[MAR] ¬ R1  This causes the following to occur  The contents of the MAR get sent to the memory address lines  A Write (= 1) gets sent to the memory unit  The values in register R1 get sent over the bus to the data input lines of the Henry Hexmoor memory  The values get loaded into the specified address in the memory school.edhole.com
  • 26. Henry Hexmoor Bus and Memory Transfers A ¬ B Transfer content of reg. B into reg. A AR ¬ DR(AD) Transfer content of AD portion of reg. DR into reg. AR A ¬ constant Transfer a binary constant into reg. A ABUS ¬ R1, Transfer content of R1 into bus A and, at the same time, R2 ¬ ABUS transfer content of bus A into R2 AR Address register DR Data register M[R] Memory word specified by reg. R M Equivalent to M[AR] DR ¬ M Memory read operation: transfers content of memory word specified by AR into DR M ¬ DR Memory write operation: transfers content of DR into memory word specified by AR school.edhole.com
  • 27. • Computer system microoperations are of four types: Henry Hexmoor - Register transfer microoperations - Arithmetic microoperations - Logic microoperations - Shift microoperations Arithmetic Microoperations school.edhole.com
  • 28.  The basic arithmetic microoperations are  Addition  Subtraction  Increment  Decrement  The additional arithmetic microoperations are  Add with carry  Subtract with borrow  Transfer/Load  etc. … Henry Hexmoor Arithmetic Microoperations Summary of Typical Arithmetic Micro-Operations R3 ¬ R1 + R2 Contents of R1 plus R2 transferred to R3 R3 ¬ R1 - R2 Contents of R1 minus R2 transferred to R3 R2 ¬ R2’ Complement the contents of R2 R2 ¬ R2’+ 1 2's complement the contents of R2 (negate) R3 ¬ R1 + R2’+ 1 subtraction R1 ¬ R1 + 1 Increment schooRl.1e ¬d hR1o - l1e.comDecrement
  • 29. Henry Hexmoor B0 A0 FA C2 FA C1 FA FA C0 S0 B1 A1 S1 B2 A2 S2 B3 A3 S3 C3 C4 Binary Adder-Subtractor B0 A0 FA C1 FA C0 S0 B1 A1 S1 B2 A2 FA C2 S2 B3 A3 FA C3 C4 S3 M Binary Incrementer A0 1 x y HA C S S0 A1 x y HA C S S1 A2 x y HA C S S2 A3 x y HA C S C4 S3 Binary Adder Arithmetic Microoperations school.edhole.com
  • 30. Henry Hexmoor S1 S0 012 3 4x1 MUX X0 Y0 C0 FA D0 C1 S1 S0 012 3 4x1 MUX X1 Y1 C1 FA D1 C2 S1 S0 012 3 4x1 MUX X2 Y2 C2 FA D2 C3 S1 S0 012 3 4x1 MUX X3 Y3 C3 FA D3 C4 Cout A0 B0 A1 B1 A2 B2 A3 B3 0 1 SS01 Cin S1 S0 Cin Y Output Microoperation 0 0 0 B D = A + B Add 0 0 1 B D = A + B + 1 Add with carry 0 1 0 B’ D = A + B’ Subtract with borrow 0 1 1 B’ D = A + B’+ 1 Subtract 1 0 0 0 D = A Transfer A 1 0 1 0 D = A + 1 Increment A 1 1 0 1 D = A - 1 Decrement A 1 1 1 1 D = A Transfer A Arithmetic Microoperations school.edhole.com
  • 31.  Specify binary operations on the strings of bits in registers  Logic microoperations are bit-wise operations, i.e., they work on the individual bits of data  useful for bit manipulations on binary data  useful for making logical decisions based on the bit value  There are, in principle, 16 different logic functions that can be defined over two binary input variables A B F0 F1 F2 … F13 F14 F15  However, most systems only implement four of these  AND (Ù), OR (Ú), XOR (Å), Complement/NOT  The others can be created from combination of these Henry Hexmoor Logic Microoperations 0 0 0 0 0 … 1 1 1 0 1 0 0 0 … 1 1 1 1 0 0 0 1 … 0 1 1 1 1 0 1 0 … 1 0 1 school.edhole.com
  • 32. • List of Logic Microoperations - 16 different logic operations with 2 binary vars. - n binary vars → 2 2 n functions • Truth tables for 16 functions of 2 variables and the corresponding 16 logic micro-operations Micro- Operations Name x 0 0 1 1 y 0 1 0 1 Henry Hexmoor Boolean Function Logic Microoperations 0 0 0 0 F0 = 0 F ¬ 0 Clear 0 0 0 1 F1 = xy F ¬ A Ù B AND 0 0 1 0 F2 = xy' F ¬ A Ù B’ 0 0 1 1 F3 = x F ¬ A Transfer A 0 1 0 0 F4 = x'y F ¬ A’Ù B 0 1 0 1 F5 = y F ¬ B Transfer B 0 1 1 0 F6 = x Å y F ¬ A Å B Exclusive-OR 0 1 1 1 F7 = x + y F ¬ A Ú B OR 1 0 0 0 F8 = (x + y)' F ¬ (A Ú B)’ NOR 1 0 0 1 F9 = (x Å y)' F ¬ (A Å B)’ Exclusive-NOR 1 0 1 0 F10 = y' F ¬ B’ Complement B 1 0 1 1 F11 = x + y' F ¬ A Ú B 1 1 0 0 F12 = x' F ¬ A’ Complement A 1 1 0 1 F13 = x' + y F ¬ A’Ú B 1 1 1 0 F14 = (xy)' F ¬ (A Ù B)’ NAND school.e1 1d 1h 1ole . Fc1o5 =m 1 F ¬ all 1's Set to all 1's
  • 33. Henry Hexmoor i 0 Function table A S1 S0 Output m-operation 0 0 F = A Ù B AND 0 1 F = A Ú B OR 1 0 F = A Å B XOR 1 1 F = A’ Complement Logic Microoperations B S S F 1 0 i i 1 2 3 4 X 1 MUX Select school.edhole.com
  • 34.  Logic microoperations can be used to manipulate individual bits or a portions of a word in a register  Consider the data in a register A. In another register, B, is bit data that will be used to modify the contents of A Selective-set A ¬ A + B Selective-complement A ¬ A Å B Selective-clear A ¬ A • B’ Mask (Delete) A ¬ A • B Clear A ¬ A Å B Insert A ¬ (A • B) + C Compare A ¬ A Å B  . . . Henry Hexmoor Logic Microoperations school.edhole.com
  • 35. Logic Microoperations  In a selective set operation, the bit pattern in B is used to set certain bits in A Henry Hexmoor 1 1 0 0 At 1 0 1 0 B 1 1 1 0 At+1 (A ¬ A + B)  If a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A keeps its previous value school.edhole.com
  • 36. Logic Microoperations  In a selective complement operation, the bit pattern in B is used to complement certain bits in A Henry Hexmoor 1 1 0 0 At 1 0 1 0 B 0 1 1 0 At+1 (A ¬ A Å B)  If a bit in B is set to 1, that same position in A gets complemented from its original value, otherwise it is unchanged school.edhole.com
  • 37. Logic Microoperations  In a selective clear operation, the bit pattern in B is used to clear certain bits in A Henry Hexmoor 1 1 0 0 At 1 0 1 0 B 0 1 0 0 At+1 (A ¬ A × B’)  If a bit in B is set to 1, that same position in A gets set to 0, otherwise it is unchanged school.edhole.com
  • 38. Logic Microoperations  In a mask operation, the bit pattern in B is used to clear certain bits in A Henry Hexmoor 1 1 0 0 At 1 0 1 0 B 1 0 0 0 At+1 (A ¬ A × B)  If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is unchanged school.edhole.com
  • 39.  In a clear operation, if the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A Henry Hexmoor 1 1 0 0 At 1 0 1 0 B 0 1 1 0 At+1 (A ¬ A Å B) Logic Microoperations school.edhole.com
  • 40. Logic Microoperations  An insert operation is used to introduce a specific bit pattern into A register, leaving the other bit positions unchanged  This is done as A mask operation to clear the desired bit positions, followed by An OR operation to introduce the new bits into the desired positions Example Suppose you wanted to introduce 1010 into the low order four bits of A: 1101 1000 1011 0001A (Original) Henry Hexmoor 1101 1000 1011 1010 A (Desired) 1101 1000 1011 0001 A (Original) 1111 1111 1111 0000 Mask 1101 1000 1011 0000 A (Intermediate) 0000 0000 0000 1010 Added bits 1101 1000 1011 1010 A (Desired) school.edhole.com
  • 41.  In a logical shift the serial input to the shift is a 0.  A right logical shift operation:  A left logical shift operation:  In a Register Transfer Language, the following notation is used  shl for a logical shift left  shr for a logical shift right  Examples:  R2 ¬ shr R2  R3 ¬ shl R3 Henry Hexmoor Shift Microoperations 0 0 school.edhole.com
  • 42.  In a circular shift the serial input is the bit that is shifted out of the other end of the register.  A right circular shift operation:  A left circular shift operation:  In a RTL, the following notation is used  cil for a circular shift left  cir for a circular shift right  Examples:  R2 ¬ cir R2  R3 ¬ cil R3 Henry Hexmoor Shift Microoperations school.edhole.com
  • 43. A logical shift fills the newly created bit position with zero: • An arithmetic shift fills the newly created bit position with a copy of the number’s sign bit: school.edhole.com Henry Hexmoor
  • 44.  An left arithmetic shift operation must be checked for the overflow Henry Hexmoor Shift Microoperations 0 V Before the shift, if the leftmost two bits differ, the shift will result in an overflow sign bit • In a RTL, the following notation is used – ashl for an arithmetic shift left – ashr for an arithmetic shift right – Examples: » R2 ¬ ashr R2 » R3 ¬ ashl R3 school.edhole.com
  • 45. Henry Hexmoor Shift Microoperations Select 0 for shift right (down) Serial 1 for shift left (up) input (IR) S 01 MUX H0 S 01 MUX H1 S 01 MUX H2 S 01 MUX H3 A0 A1 A2 A3 Serial input (IL) school.edhole.com
  • 46. C Select C 4 x 1 i+1 i S3 S2 S1 S0 Cin Operation Function 0 0 0 0 0 F = A Transfer A 0 0 0 0 1 F = A + 1 Increment A 0 0 0 1 0 F = A + B Addition 0 0 0 1 1 F = A + B + 1 Add with carry 0 0 1 0 0 F = A + B’ Subtract with borrow 0 0 1 0 1 F = A + B’+ 1 Subtraction 0 0 1 1 0 F = A - 1 Decrement A 0 0 1 1 1 F = A TransferA 0 1 0 0 X F = A Ù B AND 0 1 0 1 X F = A Ú B OR 0 1 1 0 X F = A Å B XOR 0 1 1 1 X F = A’ Complement A 1 0 X X X F = shr A Shift right A into F 1 1 X X X F = shl A Shift left A into F Henry Hexmoor Shift Microoperations Arithmetic Circuit Logic Circuit MUX 0123 F S3 S2 S1 S0 B A i A D A E shr shl i i i+1 i-1 i i school.edhole.com
  • 47. 1. A Switch-tail ring counter (John counter) uses the complement of the serial output of a right shift register as its serial input. Starting from an initial state 0000, list the sequence of states after each shift until the register returns to 0000. (Q7-9a) 2. Use D-type flip flops and gates to design a counter with the following repeated binary sequence: 0, 1, 3, 2, 4, 6. (Q7-18) school.edhole.com Henry Hexmoor