SlideShare a Scribd company logo
1 of 15
PRESENTATION
ALRENATIVE
ARCHITECTU
RE
RISC MACHINES
 RISC machines were being developed, the term “reduced” became somewhat of
a misnomer, and is even more so now. The original idea was to provide a set of
minimal instructions that could carry out all essential operations: data
movement, ALU operations, and branching.
 RISC systems access memory only with explicit load and store instructions.
 In CISC systems, many different kinds of instructions access memory, making
instruction length variable and fetch-execute time unpredictable.
RISC MACHINES
 The difference between CISC and RISC becomes evident through the basic
computer performance equation:
 RISC systems shorten execution time by reducing the clock cycles per
instruction.
 CISC systems improve performance by reducing the number of instructions per
program
 Add to this the fact that RISC clock cycles are often shorter than CISC clock
cycles, and it should be clear that even though there are more instructions, the
actual execution time is less for RISC than for CISC.
FLYNN’S TAXONOMY
 Flynn’s taxonomy considers two factors:
1. The number of instructions
2. The number of data streams that flow into the processor
 Flynn’s Taxonomy takes into consideration the number of processors and the
number of data streams that flow into the processor.
 Data driven or Dataflow type architectures sequence of processor events are
based on the data characteristics and not the instructions’ characteristics.
 Flynn’s Taxonomy falls short in a number of ways:
 First, there appears to be no need for MISD machines.
 Second, parallelism is not homogeneous. This assumption ignores the contribution of
specialized processors.
 Third, it provides no straightforward way to distinguish architectures of the MIMD
category.
FLYNN’S TAXONOMY
 The four combinations of multiple processors and multiple data paths are
described by Flynn as:
 SISD: Single instruction stream, single data stream. These are classic
uniprocessor systems.
 SIMD: Single instruction stream, multiple data streams. Executes a single
instruction using multiple computations at the same time (or in parallel) –
makes use of data-level parallelism. All processors execute the same
instruction simultaneously.
 MIMD: Multiple instruction streams, multiple data streams. These are today’s
parallel architectures. Multiple processors function independently and
asynchronously in executing different instructions on different data
 MISD: Multiple instruction streams operating on a single data stream. Many
processors performing different operations on the same data stream.
PARALLEL AND MULTIPROCESSOR ARCHITECTURES
 Parallel processing is capable of economically increasing system throughput
while providing better fault tolerance.
 The limiting factor is that no matter how well an algorithm is parallelized, there is
always some portion that must be done sequentially.
 Additional processors sit idle while the sequential work is performed.
 Thus, it is important to keep in mind that an n -fold increase in processing power
does not necessarily result in an n -fold increase in throughput.
PARALLEL AND MULTIPROCESSOR ARCHITECTURES
 Superscalar And VLIW
 Superscalar
 Superpipeling
 VLIW
 Vectors Processors
 Vector Registers
 Distributed Computing
 Remote Procedure Calls(RPC)
 Superscalar And VLIW
 Superscalar architectures include multiple execution units such as specialized integer and
floating-point adders and multipliers.
 Very long instruction word (VLIW) architectures differ from superscalar architectures because
the VLIW compiler, instead of a hardware decoding unit, packs independent instructions into one
long instruction that is sent down the pipeline to the execution units.
PARALLEL AND MULTIPROCESSOR ARCHITECTURES
 Vector Processors
 Vector computers are processors that operate on entire vectors or matrices at once.
 Vector processors can be categorized according to how operands are accessed.
 Register-register vector processors require all operands to be in registers.
 Memory-memory vector processors allow operands to be sent from memory
directly to the arithmetic units.
 Distributed Computing
 Distributed computing is another form of multiprocessing. However, the term distributed computing
means different things to different people.
 Remote procedure calls (RPCs) extend the concept of distributed computing
and help provide the necessary transparency for resource sharing.
ALTERNATIVE PARALLEL PROCESSING APPROACHES
 Some people argue that real breakthroughs in computational power--
breakthroughs that will enable us to solve today’s intractable problems-- will
occur only by abandoning the von Neumann model.
 Numerous efforts are now underway to devise systems that could change the
way that we think about computers and computation.
 These systems implement new ways of thinking about computers and
computation.
ALTERNATIVE PARALLEL PROCESSING APPROACHES
 They include
 Dataflow Computing
 Neural Network
 Systolic Array
 Dataflow Computing
 Von Neumann machines exhibit sequential control flow: A linear stream of instructions is fetched
from memory, and they act upon data.
 In dataflow computing, program control is directly controlled by data dependencies.
 There is no program counter or shared storage.
ALTERNATIVE PARALLEL PROCESSING APPROACHES
 Neural Network
 Neural network computers consist of a large number of simple processing elements that
individually solve a small piece of a much larger problem.
 They are particularly useful in dynamic situations that are an accumulation of previous behavior,
and where an exact algorithmic solution cannot be formulated.
 Neural network processing elements (PEs) multiply a set of input values by an adaptable set of
weights to yield a single output value.
 Systolic Array
 Systolic arrays, a variation of SIMD computers, have simple processors that process data by
circulating it through vector pipelines.
 Systolic arrays can sustain great throughout because they employ a high degree of parallelism.
 Connections are short, and the design is simple and scalable. They are robust, efficient, and cheap
to produce. They are, however, highly specialized and limited as to they types of problems they
can solve.
CONCLUSION
 The RISC-versus-CISC debate is becoming increasingly more a comparison of
chip architectures. What really matters is program execution time, and both
RISC and CISC designers will continue to improve performance.
 Flynn’s taxonomy categorizes architectures depending on the number of
instructions and data streams. MIMD machines should be further divide
into those that use shared memory and those that do not.
 Very long instruction word (VLIW) architectures differ from superscalar
architectures because the compiler, instead of a decoding unit, creates long
instructions.
 New architectures are being devised to solve intractable problems. These new
architectures include dataflow computers, neural networks, and systolic arrays.
Ca alternative architecture

More Related Content

What's hot

Introduction to Parallel Computing
Introduction to Parallel ComputingIntroduction to Parallel Computing
Introduction to Parallel ComputingRoshan Karunarathna
 
Performance from Architecture: Comparing a RISC and a CISC with Similar Hardw...
Performance from Architecture: Comparing a RISC and a CISC with Similar Hardw...Performance from Architecture: Comparing a RISC and a CISC with Similar Hardw...
Performance from Architecture: Comparing a RISC and a CISC with Similar Hardw...Dileep Bhandarkar
 
Dichotomy of parallel computing platforms
Dichotomy of parallel computing platformsDichotomy of parallel computing platforms
Dichotomy of parallel computing platformsSyed Zaid Irshad
 
Parallel computing and its applications
Parallel computing and its applicationsParallel computing and its applications
Parallel computing and its applicationsBurhan Ahmed
 
message passing vs shared memory
message passing vs shared memorymessage passing vs shared memory
message passing vs shared memoryHamza Zahid
 
Vmm level distributed transparency provisioning using cloud infrastructure te...
Vmm level distributed transparency provisioning using cloud infrastructure te...Vmm level distributed transparency provisioning using cloud infrastructure te...
Vmm level distributed transparency provisioning using cloud infrastructure te...ritwik999
 
HPC Technology Compass 2014/15
HPC Technology Compass 2014/15HPC Technology Compass 2014/15
HPC Technology Compass 2014/15Marco van der Hart
 
Tutorial on Parallel Computing and Message Passing Model - C1
Tutorial on Parallel Computing and Message Passing Model - C1Tutorial on Parallel Computing and Message Passing Model - C1
Tutorial on Parallel Computing and Message Passing Model - C1Marcirio Chaves
 
Introduction to parallel processing
Introduction to parallel processingIntroduction to parallel processing
Introduction to parallel processingPage Maker
 
Cloud and distributed computing, advantages
Cloud and distributed computing, advantagesCloud and distributed computing, advantages
Cloud and distributed computing, advantagesknowledgeworld7
 
Using CMOS Sub-Micron Technology VLSI Implementation of Low Power, High Speed...
Using CMOS Sub-Micron Technology VLSI Implementation of Low Power, High Speed...Using CMOS Sub-Micron Technology VLSI Implementation of Low Power, High Speed...
Using CMOS Sub-Micron Technology VLSI Implementation of Low Power, High Speed...VLSICS Design
 
Parallel computing
Parallel computingParallel computing
Parallel computingVinay Gupta
 

What's hot (20)

Introduction to Parallel Computing
Introduction to Parallel ComputingIntroduction to Parallel Computing
Introduction to Parallel Computing
 
Performance from Architecture: Comparing a RISC and a CISC with Similar Hardw...
Performance from Architecture: Comparing a RISC and a CISC with Similar Hardw...Performance from Architecture: Comparing a RISC and a CISC with Similar Hardw...
Performance from Architecture: Comparing a RISC and a CISC with Similar Hardw...
 
Dichotomy of parallel computing platforms
Dichotomy of parallel computing platformsDichotomy of parallel computing platforms
Dichotomy of parallel computing platforms
 
CLUSTER COMPUTING
CLUSTER COMPUTINGCLUSTER COMPUTING
CLUSTER COMPUTING
 
Cluster computer
Cluster  computerCluster  computer
Cluster computer
 
cbs_sips2005
cbs_sips2005cbs_sips2005
cbs_sips2005
 
Computer cluster
Computer clusterComputer cluster
Computer cluster
 
Parallel computing and its applications
Parallel computing and its applicationsParallel computing and its applications
Parallel computing and its applications
 
Beowulf cluster
Beowulf clusterBeowulf cluster
Beowulf cluster
 
message passing vs shared memory
message passing vs shared memorymessage passing vs shared memory
message passing vs shared memory
 
Vmm level distributed transparency provisioning using cloud infrastructure te...
Vmm level distributed transparency provisioning using cloud infrastructure te...Vmm level distributed transparency provisioning using cloud infrastructure te...
Vmm level distributed transparency provisioning using cloud infrastructure te...
 
HPC Technology Compass 2014/15
HPC Technology Compass 2014/15HPC Technology Compass 2014/15
HPC Technology Compass 2014/15
 
Introduction to parallel computing
Introduction to parallel computingIntroduction to parallel computing
Introduction to parallel computing
 
Parallel processing
Parallel processingParallel processing
Parallel processing
 
Tutorial on Parallel Computing and Message Passing Model - C1
Tutorial on Parallel Computing and Message Passing Model - C1Tutorial on Parallel Computing and Message Passing Model - C1
Tutorial on Parallel Computing and Message Passing Model - C1
 
Introduction to parallel processing
Introduction to parallel processingIntroduction to parallel processing
Introduction to parallel processing
 
Cloud and distributed computing, advantages
Cloud and distributed computing, advantagesCloud and distributed computing, advantages
Cloud and distributed computing, advantages
 
Using CMOS Sub-Micron Technology VLSI Implementation of Low Power, High Speed...
Using CMOS Sub-Micron Technology VLSI Implementation of Low Power, High Speed...Using CMOS Sub-Micron Technology VLSI Implementation of Low Power, High Speed...
Using CMOS Sub-Micron Technology VLSI Implementation of Low Power, High Speed...
 
Parallel computing
Parallel computingParallel computing
Parallel computing
 
parallel processing
parallel processingparallel processing
parallel processing
 

Similar to Ca alternative architecture

Risc processors all syllabus5
Risc processors all syllabus5Risc processors all syllabus5
Risc processors all syllabus5faiyaz_vt
 
distributed system lab materials about ad
distributed system lab materials about addistributed system lab materials about ad
distributed system lab materials about admilkesa13
 
Real-Time Scheduling Algorithms
Real-Time Scheduling AlgorithmsReal-Time Scheduling Algorithms
Real-Time Scheduling AlgorithmsAJAL A J
 
Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) A B Shinde
 
intro, definitions, basic laws+.pptx
intro, definitions, basic laws+.pptxintro, definitions, basic laws+.pptx
intro, definitions, basic laws+.pptxssuser413a98
 
Microcontroller architecture
Microcontroller architectureMicrocontroller architecture
Microcontroller architectureVikas Dongre
 
System on chip architectures
System on chip architecturesSystem on chip architectures
System on chip architecturesA B Shinde
 
Vlsi_ppt_34_36_64.pptx
Vlsi_ppt_34_36_64.pptxVlsi_ppt_34_36_64.pptx
Vlsi_ppt_34_36_64.pptxSahilMaske1
 
Advanced processor principles
Advanced processor principlesAdvanced processor principles
Advanced processor principlesDhaval Bagal
 
Introduction to parallel_computing
Introduction to parallel_computingIntroduction to parallel_computing
Introduction to parallel_computingMehul Patel
 
A 64-Bit RISC Processor Design and Implementation Using VHDL
A 64-Bit RISC Processor Design and Implementation Using VHDL A 64-Bit RISC Processor Design and Implementation Using VHDL
A 64-Bit RISC Processor Design and Implementation Using VHDL Andrew Yoila
 
Unit i cloud computing
Unit i  cloud computingUnit i  cloud computing
Unit i cloud computingMGkaran
 

Similar to Ca alternative architecture (20)

Flynn taxonomies
Flynn taxonomiesFlynn taxonomies
Flynn taxonomies
 
Risc processors all syllabus5
Risc processors all syllabus5Risc processors all syllabus5
Risc processors all syllabus5
 
Parallel Processing Concepts
Parallel Processing Concepts Parallel Processing Concepts
Parallel Processing Concepts
 
Future prediction-ds
Future prediction-dsFuture prediction-ds
Future prediction-ds
 
distributed system lab materials about ad
distributed system lab materials about addistributed system lab materials about ad
distributed system lab materials about ad
 
Par com
Par comPar com
Par com
 
CLOUD COMPUTING UNIT-1
CLOUD COMPUTING UNIT-1CLOUD COMPUTING UNIT-1
CLOUD COMPUTING UNIT-1
 
Real-Time Scheduling Algorithms
Real-Time Scheduling AlgorithmsReal-Time Scheduling Algorithms
Real-Time Scheduling Algorithms
 
Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism)
 
Ef35745749
Ef35745749Ef35745749
Ef35745749
 
intro, definitions, basic laws+.pptx
intro, definitions, basic laws+.pptxintro, definitions, basic laws+.pptx
intro, definitions, basic laws+.pptx
 
Microcontroller architecture
Microcontroller architectureMicrocontroller architecture
Microcontroller architecture
 
System on chip architectures
System on chip architecturesSystem on chip architectures
System on chip architectures
 
Vlsi_ppt_34_36_64.pptx
Vlsi_ppt_34_36_64.pptxVlsi_ppt_34_36_64.pptx
Vlsi_ppt_34_36_64.pptx
 
L1.pdf
L1.pdfL1.pdf
L1.pdf
 
L1.pdf
L1.pdfL1.pdf
L1.pdf
 
Advanced processor principles
Advanced processor principlesAdvanced processor principles
Advanced processor principles
 
Introduction to parallel_computing
Introduction to parallel_computingIntroduction to parallel_computing
Introduction to parallel_computing
 
A 64-Bit RISC Processor Design and Implementation Using VHDL
A 64-Bit RISC Processor Design and Implementation Using VHDL A 64-Bit RISC Processor Design and Implementation Using VHDL
A 64-Bit RISC Processor Design and Implementation Using VHDL
 
Unit i cloud computing
Unit i  cloud computingUnit i  cloud computing
Unit i cloud computing
 

Recently uploaded

APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICSAPPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICSKurinjimalarL3
 
HARMONY IN THE HUMAN BEING - Unit-II UHV-2
HARMONY IN THE HUMAN BEING - Unit-II UHV-2HARMONY IN THE HUMAN BEING - Unit-II UHV-2
HARMONY IN THE HUMAN BEING - Unit-II UHV-2RajaP95
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxJoão Esperancinha
 
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.eptoze12
 
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )Tsuyoshi Horigome
 
Introduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptxIntroduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptxvipinkmenon1
 
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptxMicroscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptxpurnimasatapathy1234
 
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxWhat are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxwendy cai
 
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptxHeart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptxPoojaBan
 
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVHARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVRajaP95
 
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx  fake news detection using machine learningchaitra-1.pptx  fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learningmisbanausheenparvam
 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024hassan khalil
 
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerAnamika Sarkar
 
power system scada applications and uses
power system scada applications and usespower system scada applications and uses
power system scada applications and usesDevarapalliHaritha
 
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service NashikCollege Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service NashikCall Girls in Nagpur High Profile
 
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escortsranjana rawat
 
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxBiology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxDeepakSakkari2
 
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...ZTE
 
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidmain PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidNikhilNagaraju
 

Recently uploaded (20)

APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICSAPPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
 
HARMONY IN THE HUMAN BEING - Unit-II UHV-2
HARMONY IN THE HUMAN BEING - Unit-II UHV-2HARMONY IN THE HUMAN BEING - Unit-II UHV-2
HARMONY IN THE HUMAN BEING - Unit-II UHV-2
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
 
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.
 
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
 
Introduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptxIntroduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptx
 
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptxMicroscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
 
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxWhat are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
 
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptxExploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
 
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptxHeart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptx
 
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVHARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
 
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx  fake news detection using machine learningchaitra-1.pptx  fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
 
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
 
power system scada applications and uses
power system scada applications and usespower system scada applications and uses
power system scada applications and uses
 
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service NashikCollege Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
 
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
 
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxBiology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptx
 
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
 
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidmain PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
 

Ca alternative architecture

  • 1.
  • 4. RISC MACHINES  RISC machines were being developed, the term “reduced” became somewhat of a misnomer, and is even more so now. The original idea was to provide a set of minimal instructions that could carry out all essential operations: data movement, ALU operations, and branching.  RISC systems access memory only with explicit load and store instructions.  In CISC systems, many different kinds of instructions access memory, making instruction length variable and fetch-execute time unpredictable.
  • 5. RISC MACHINES  The difference between CISC and RISC becomes evident through the basic computer performance equation:  RISC systems shorten execution time by reducing the clock cycles per instruction.  CISC systems improve performance by reducing the number of instructions per program  Add to this the fact that RISC clock cycles are often shorter than CISC clock cycles, and it should be clear that even though there are more instructions, the actual execution time is less for RISC than for CISC.
  • 6. FLYNN’S TAXONOMY  Flynn’s taxonomy considers two factors: 1. The number of instructions 2. The number of data streams that flow into the processor  Flynn’s Taxonomy takes into consideration the number of processors and the number of data streams that flow into the processor.  Data driven or Dataflow type architectures sequence of processor events are based on the data characteristics and not the instructions’ characteristics.  Flynn’s Taxonomy falls short in a number of ways:  First, there appears to be no need for MISD machines.  Second, parallelism is not homogeneous. This assumption ignores the contribution of specialized processors.  Third, it provides no straightforward way to distinguish architectures of the MIMD category.
  • 7. FLYNN’S TAXONOMY  The four combinations of multiple processors and multiple data paths are described by Flynn as:  SISD: Single instruction stream, single data stream. These are classic uniprocessor systems.  SIMD: Single instruction stream, multiple data streams. Executes a single instruction using multiple computations at the same time (or in parallel) – makes use of data-level parallelism. All processors execute the same instruction simultaneously.  MIMD: Multiple instruction streams, multiple data streams. These are today’s parallel architectures. Multiple processors function independently and asynchronously in executing different instructions on different data  MISD: Multiple instruction streams operating on a single data stream. Many processors performing different operations on the same data stream.
  • 8. PARALLEL AND MULTIPROCESSOR ARCHITECTURES  Parallel processing is capable of economically increasing system throughput while providing better fault tolerance.  The limiting factor is that no matter how well an algorithm is parallelized, there is always some portion that must be done sequentially.  Additional processors sit idle while the sequential work is performed.  Thus, it is important to keep in mind that an n -fold increase in processing power does not necessarily result in an n -fold increase in throughput.
  • 9. PARALLEL AND MULTIPROCESSOR ARCHITECTURES  Superscalar And VLIW  Superscalar  Superpipeling  VLIW  Vectors Processors  Vector Registers  Distributed Computing  Remote Procedure Calls(RPC)  Superscalar And VLIW  Superscalar architectures include multiple execution units such as specialized integer and floating-point adders and multipliers.  Very long instruction word (VLIW) architectures differ from superscalar architectures because the VLIW compiler, instead of a hardware decoding unit, packs independent instructions into one long instruction that is sent down the pipeline to the execution units.
  • 10. PARALLEL AND MULTIPROCESSOR ARCHITECTURES  Vector Processors  Vector computers are processors that operate on entire vectors or matrices at once.  Vector processors can be categorized according to how operands are accessed.  Register-register vector processors require all operands to be in registers.  Memory-memory vector processors allow operands to be sent from memory directly to the arithmetic units.  Distributed Computing  Distributed computing is another form of multiprocessing. However, the term distributed computing means different things to different people.  Remote procedure calls (RPCs) extend the concept of distributed computing and help provide the necessary transparency for resource sharing.
  • 11. ALTERNATIVE PARALLEL PROCESSING APPROACHES  Some people argue that real breakthroughs in computational power-- breakthroughs that will enable us to solve today’s intractable problems-- will occur only by abandoning the von Neumann model.  Numerous efforts are now underway to devise systems that could change the way that we think about computers and computation.  These systems implement new ways of thinking about computers and computation.
  • 12. ALTERNATIVE PARALLEL PROCESSING APPROACHES  They include  Dataflow Computing  Neural Network  Systolic Array  Dataflow Computing  Von Neumann machines exhibit sequential control flow: A linear stream of instructions is fetched from memory, and they act upon data.  In dataflow computing, program control is directly controlled by data dependencies.  There is no program counter or shared storage.
  • 13. ALTERNATIVE PARALLEL PROCESSING APPROACHES  Neural Network  Neural network computers consist of a large number of simple processing elements that individually solve a small piece of a much larger problem.  They are particularly useful in dynamic situations that are an accumulation of previous behavior, and where an exact algorithmic solution cannot be formulated.  Neural network processing elements (PEs) multiply a set of input values by an adaptable set of weights to yield a single output value.  Systolic Array  Systolic arrays, a variation of SIMD computers, have simple processors that process data by circulating it through vector pipelines.  Systolic arrays can sustain great throughout because they employ a high degree of parallelism.  Connections are short, and the design is simple and scalable. They are robust, efficient, and cheap to produce. They are, however, highly specialized and limited as to they types of problems they can solve.
  • 14. CONCLUSION  The RISC-versus-CISC debate is becoming increasingly more a comparison of chip architectures. What really matters is program execution time, and both RISC and CISC designers will continue to improve performance.  Flynn’s taxonomy categorizes architectures depending on the number of instructions and data streams. MIMD machines should be further divide into those that use shared memory and those that do not.  Very long instruction word (VLIW) architectures differ from superscalar architectures because the compiler, instead of a decoding unit, creates long instructions.  New architectures are being devised to solve intractable problems. These new architectures include dataflow computers, neural networks, and systolic arrays.