Hybrid Analog-Digital Architecture for Massive MIMO: An Introduction
•
0 likes•278 views
An introductory video can be found in https://youtu.be/p1_XY493uas
Recommended
More Related Content
What's hot
What's hot (20)
Similar to Hybrid Analog-Digital Architecture for Massive MIMO: An Introduction
Similar to Hybrid Analog-Digital Architecture for Massive MIMO: An Introduction (20)
More from T. E. BOGALE
More from T. E. BOGALE (18)
Recently uploaded
Recently uploaded (20)
Hybrid Analog-Digital Architecture for Massive MIMO: An Introduction
- 2. 1 2 3 LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig Receiver 2 3 1 Dig DSP D/A UC PA D/A D/A UC UC PA PA Transmitter
- 3. 1 2 3 LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig Receiver 2 3 1 Dig DSP D/A UC PA D/A D/A UC UC PA PA Transmitter
- 4. 1 2 3 LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig Receiver 2 3 1 Dig DSP D/A UC PA D/A D/A UC UC PA PA Transmitter
- 5. 1 2 3 LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig Receiver 2 3 1 Dig DSP D/A UC PA D/A D/A UC UC PA PA Transmitter - BPSK - QPSK - M-ary QAM
- 6. 1 2 3 LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig Receiver 2 3 1 Dig DSP D/A UC PA D/A D/A UC UC PA PA Transmitter - BPSK - QPSK - M-ary QAM
- 7. 1 2 3 LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig Receiver 2 3 1 Dig DSP D/A UC PA D/A D/A UC UC PA PA Transmitter - BPSK - QPSK - M-ary QAM
- 8. 1 2 3 LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig Receiver 2 3 1 Dig DSP D/A UC PA D/A D/A UC UC PA PA Transmitter - BPSK - QPSK - M-ary QAM
- 9. 2 N 1Dig DSP D/A UC PA D/A D/A UC UC PA PA ··· Transmitter 1 2 M LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig ··· N >> 1 M >> 1 Receiver
- 10. 2 N 1Dig DSP D/A UC PA D/A D/A UC UC PA PA ··· Transmitter 1 2 M LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig ··· N >> 1 M >> 1 Receiver d
- 11. 2 N 1Dig DSP D/A UC PA D/A D/A UC UC PA PA ··· Transmitter 1 2 M LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig ··· Receiver d 1m N=20, Fc=3GHz N=400, Fc=60GHz
- 12. Fc= sub-6GHz (e.g., LTE) 2 N 1 Dig DSP D/A UC PA D/A D/A UC UC PA PA ··· Transmitter 1 2 LNA DC A/D LNA DC A/D DSP Dig Receiver N >> 1
- 13. 2 N 1Dig DSP D/A UC PA D/A D/A UC UC PA PA ··· Transmitter 1 2 M LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig ··· Receiver Fc= mmWave (e.g., 60GHz) N >> 1 M >> 1
- 14. 2 N 1Dig DSP D/A UC PA D/A D/A UC UC PA PA ··· Transmitter 1 2 M LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig ··· Receiver Fc= mmWave (e.g., 60GHz) N >> 1 M >> 1
- 15. Receiver DSP: Speed Interface: DSP to A/D (D/A) A/D: Resolution Sampling rate 2 N 1Dig DSP D/A UC PA D/A D/A UC UC PA PA ··· Transmitter 1 2 M LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig ···
- 16. Receiver DSP: Speed Interface: DSP to A/D (D/A) 2 N 1Dig DSP D/A UC PA D/A D/A UC UC PA PA ··· Transmitter 1 2 M LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig ···
- 17. Receiver 2 N 1Dig DSP D/A UC PA D/A D/A UC UC PA PA ··· Transmitter 1 2 M LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig ··· A/D: Resolution Sampling rate
- 18. 2 N 1Dig DSP D/A UC PA D/A D/A UC UC PA PA ··· Transmitter Na 1 2 ASP 1 2 M LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig ··· Receiver Ma 1 2 ASP Na << N Ma << M
- 19. 2 N 1Dig DSP D/A UC PA D/A D/A UC UC PA PA ··· Transmitter Na 1 2 ASP 1 2 M LNA DC A/D LNA LNA DC DC A/D A/D DSP Dig ··· Receiver Ma 1 2 ASP Reason: Na << N Ma << M
- 20. Digitally controlled ··· ASP ··· ···Digitally controlled switches Phase shifter (switch) based ASP Designs + + + + + + + + ··· ··· Low cost ··· ASP ··· ··· Best performance + + + + + + + + ··· ···
- 21. Digitally controlled ··· ASP ··· ···Digitally controlled switches Phase shifter (switch) based ASP Designs + + + + + + + + ··· ··· Low cost ··· ASP ··· ··· Best performance + + + + + + + + ··· ···
- 22. Digitally controlled ··· ASP ··· ···Digitally controlled switches Phase shifter (switch) based ASP Designs + + + + + + + + ··· ··· Low cost ··· ASP ··· ··· Best performance + + + + + + + + ··· ···
- 23. Digitally controlled ··· ASP ··· ···Digitally controlled switches Phase shifter (switch) based ASP Designs + + + + + + + + ··· ··· Low cost ··· ASP ··· ··· Best performance + + + + + + + + ··· ···