SlideShare a Scribd company logo
1 of 7
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
A Fully Digital Front-End Architecture for ECG
Acquisition System with 0.5 V Supply
Abstract:
This paper presents a new power-efficient electrocardiogram acquisition system that uses a fully
digital architecture to reduce the power consumption and chip area. The proposed architecture is
compatible with digital CMOS technology and is capable of operating with a low supply voltage
of 0.5 V. In this architecture, no analog block, e.g., low-noise amplifier (LNA), and filters, and
no passive elements, such as ac coupling capacitors, are used. A moving average voltage-to time
converter is used, which behaves instead of the LNA and anti-aliasing filter. A digital feedback
loop is employed to cancel the impact of the dc offset on the circuit, which eliminates the need
for coupling capacitors. The proposed architecture of this paper analysis the logic size, area and
power consumption using Xilinx 14.2.
Enhancement of the project:
Existing System:
A digital signal processor then processes the digital data for monitoring or diagnosis
applications. Biomedical signal acquisition systems typically consist of a low-noise amplifier
(LNA), a bandpass filter, an analog sample-and-hold, and an analog-to-digital converter (ADC),
as shown in Fig. 1(a). While the architecture shown in Fig. 1(a) is typically used, in some cases
chopping technique is used to reduce the impact of the flicker noise, as shown in Fig. 1(b).
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
Fig. 1. Biomedical signal acquisition system. (a) Conventional based. (b) Chopper based.
With the advancement of CMOS technology, the supply voltage is being reduced, which
decreases the voltage headroom for analog block of an IC. Although the technology scaling leads
to lower power consumption and higher performance in digital circuits; many parameters [such
as signal-to-noise ratio (SNR), dynamic range, gain, and so on] of the analog parts of an IC are
negatively impacted. Therefore, it is desirable to find new architectures, in which more digital
blocks are used. Recently, a few methods, which are based on digital techniques, are introduced.
The block diagram of the system designed is shown in Fig. 2. In this circuit, many of the
functions that are typically implemented by analog blocks are performed by digital circuits.
Using this digitally enhanced approach can help increase the flexibility of the system in
removing unwanted interferences. Moreover, digital calibration techniques can be used more
easily.
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
Fig. 1. Biomedical signal acquisition system. (a) Conventional based. (b) Chopper based.
Disadvantages:
 Power consumption is high
 Coverage area is high
Proposed System:
Fig. 3(a) shows the block diagram of the proposed fully digital architecture. In this structure, the
processing of the bio-signal is performed in the time and digital domain. Hence, the advantages
of digital CMOS technology are utilized. The analog bio-signal coming from the electrode is
directly connected to the front-end circuit and is converted to time with a voltage-to-time
converter (VTC). From this point on in the circuit, the signal information is in the phase of the
VTC output signal. The output of the VTC is applied to the time-mode processing block, in
which the anti-aliasing and offset cancellation are done in time domain. Then, a time-to-digital
converter (TDC) transfers the time-mode signal into digital domain where other processes
(digital filtering, data compression/reduction and so on) are performed.
The proposed digital architecture is shown in Fig. 3(b). It consists of an active electrode, two
digital-to-current converters (DCCs), a moving average VTC (MA-VTC), a control logic block,
a counter, and a demultiplexer. In this architecture, ac coupling capacitors are removed, and the
impact of the electrode offset on the circuit is cancelled via a feedback loop. The technique used
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
for the offset cancellation will be described in Section III. As explained earlier (Fig. 1), in
conventional bio-signal acquisition systems, an LNA is used after the electrode. In the proposed
architecture, this block is removed. In the following text, each of the blocks of the proposed
architecture is explained.
Fig. 3. (a) Overall block diagram of the proposed system. (b) Proposed digital front-end
architecture.
Active Electrode
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
An active electrode is an electrode, in which some active elements are used to reduce the power
line interference. Fig. 4 shows two different two-wired active electrodes for comparison.
Fig. 4. Active electrode with either (a) an op-amp or (b) a MOS transistor, both operating as a
voltage follower
Voltage to Time Converter (VTC)
In the proposed digital implementation, the analog input voltage is converted to a measurable
time via a VTC at the first stage. The signal information is now in the delay of the clock signal
(CLK).
Moving Average Filtering
Since, VTCs work with a clock and are broadband compared with the signal bandwidth, not
using an anti-aliasing filter before VTCs would lead to out-of-band noise aliasing. To prevent
aliasing and to avoid having an analog filter in the design, we have developed the structure
shown in Fig. 5 for converting the voltage-to-time as well as anti-aliasing filtering.
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
Fig. 6. Schematic of the MA-VTC circuit.
Architecture for offset cancellation technique
The block diagram of the proposed offset cancellation technique is shown in Fig. 6. It contains
two 5-bit DCCs, control logic circuit, 5-bit counter, and 5–32 demultiplexer (Demux). Since the
offset voltage changes very slowly, the frequency of the clock signal used for the counter (Clkc)
is ∼10 times less than the clock of the rest of the circuit.
Fig. 10. Proposed offset cancellation block diagram.
Advantages:
 Compact
 Low power consumption
Software implementation:
CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249)
MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com
Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com
 Modelsim
 Xilinx ISE

More Related Content

More from Nexgen Technology

More from Nexgen Technology (20)

MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
 
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...    MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHE...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHE...
 
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHENNA...
 MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHENNA... MECHANICAL PROJECTS IN PONDICHERRY,   2020-21  MECHANICAL PROJECTS IN CHENNA...
MECHANICAL PROJECTS IN PONDICHERRY, 2020-21 MECHANICAL PROJECTS IN CHENNA...
 
Ieee 2020 21 vlsi projects in pondicherry,ieee vlsi projects in chennai
Ieee 2020 21 vlsi projects in pondicherry,ieee  vlsi projects  in chennaiIeee 2020 21 vlsi projects in pondicherry,ieee  vlsi projects  in chennai
Ieee 2020 21 vlsi projects in pondicherry,ieee vlsi projects in chennai
 
Ieee 2020 21 power electronics in pondicherry,Ieee 2020 21 power electronics
Ieee 2020 21 power electronics in pondicherry,Ieee 2020 21 power electronics Ieee 2020 21 power electronics in pondicherry,Ieee 2020 21 power electronics
Ieee 2020 21 power electronics in pondicherry,Ieee 2020 21 power electronics
 
Ieee 2020 -21 ns2 in pondicherry, Ieee 2020 -21 ns2 projects,best project cen...
Ieee 2020 -21 ns2 in pondicherry, Ieee 2020 -21 ns2 projects,best project cen...Ieee 2020 -21 ns2 in pondicherry, Ieee 2020 -21 ns2 projects,best project cen...
Ieee 2020 -21 ns2 in pondicherry, Ieee 2020 -21 ns2 projects,best project cen...
 
Ieee 2020 21 ns2 in pondicherry,best project center in pondicherry,final year...
Ieee 2020 21 ns2 in pondicherry,best project center in pondicherry,final year...Ieee 2020 21 ns2 in pondicherry,best project center in pondicherry,final year...
Ieee 2020 21 ns2 in pondicherry,best project center in pondicherry,final year...
 
Ieee 2020 21 java dotnet in pondicherry,final year projects in pondicherry,pr...
Ieee 2020 21 java dotnet in pondicherry,final year projects in pondicherry,pr...Ieee 2020 21 java dotnet in pondicherry,final year projects in pondicherry,pr...
Ieee 2020 21 java dotnet in pondicherry,final year projects in pondicherry,pr...
 
Ieee 2020 21 iot in pondicherry,final year projects in pondicherry,project ce...
Ieee 2020 21 iot in pondicherry,final year projects in pondicherry,project ce...Ieee 2020 21 iot in pondicherry,final year projects in pondicherry,project ce...
Ieee 2020 21 iot in pondicherry,final year projects in pondicherry,project ce...
 
Ieee 2020 21 blockchain in pondicherry,final year projects in pondicherry,bes...
Ieee 2020 21 blockchain in pondicherry,final year projects in pondicherry,bes...Ieee 2020 21 blockchain in pondicherry,final year projects in pondicherry,bes...
Ieee 2020 21 blockchain in pondicherry,final year projects in pondicherry,bes...
 
Ieee 2020 -21 bigdata in pondicherry,project center in pondicherry,best proje...
Ieee 2020 -21 bigdata in pondicherry,project center in pondicherry,best proje...Ieee 2020 -21 bigdata in pondicherry,project center in pondicherry,best proje...
Ieee 2020 -21 bigdata in pondicherry,project center in pondicherry,best proje...
 
Ieee 2020 21 embedded in pondicherry,final year projects in pondicherry,best...
Ieee 2020 21  embedded in pondicherry,final year projects in pondicherry,best...Ieee 2020 21  embedded in pondicherry,final year projects in pondicherry,best...
Ieee 2020 21 embedded in pondicherry,final year projects in pondicherry,best...
 
BULK IEEE 2019-20 PROJECTS IN EMBEDDED ,BULK IEEE PROJECTS, IEEE 2019-20 EMB...
BULK IEEE  2019-20 PROJECTS IN EMBEDDED ,BULK IEEE PROJECTS, IEEE 2019-20 EMB...BULK IEEE  2019-20 PROJECTS IN EMBEDDED ,BULK IEEE PROJECTS, IEEE 2019-20 EMB...
BULK IEEE 2019-20 PROJECTS IN EMBEDDED ,BULK IEEE PROJECTS, IEEE 2019-20 EMB...
 
BULK IEEE 2019-20 PROJECTS IN PYTHON,BULK IEEE PROJECTS, IEEE 2019-20 PYTH...
 BULK IEEE  2019-20 PROJECTS IN  PYTHON,BULK IEEE PROJECTS, IEEE 2019-20 PYTH... BULK IEEE  2019-20 PROJECTS IN  PYTHON,BULK IEEE PROJECTS, IEEE 2019-20 PYTH...
BULK IEEE 2019-20 PROJECTS IN PYTHON,BULK IEEE PROJECTS, IEEE 2019-20 PYTH...
 
BULK IEEE 2019-20 PROJECTS IN JAVA,BULK IEEE PROJECTS, IEEE 2019-20 JAVA PR...
 BULK IEEE  2019-20 PROJECTS IN JAVA,BULK IEEE PROJECTS, IEEE 2019-20 JAVA PR... BULK IEEE  2019-20 PROJECTS IN JAVA,BULK IEEE PROJECTS, IEEE 2019-20 JAVA PR...
BULK IEEE 2019-20 PROJECTS IN JAVA,BULK IEEE PROJECTS, IEEE 2019-20 JAVA PR...
 
BULK IEEE 2019-20 PROJECTS IN EMBEDDED ,BULK IEEE PROJECTS, IEEE 2019-20 EM...
 BULK IEEE  2019-20 PROJECTS IN EMBEDDED ,BULK IEEE PROJECTS, IEEE 2019-20 EM... BULK IEEE  2019-20 PROJECTS IN EMBEDDED ,BULK IEEE PROJECTS, IEEE 2019-20 EM...
BULK IEEE 2019-20 PROJECTS IN EMBEDDED ,BULK IEEE PROJECTS, IEEE 2019-20 EM...
 
Intelligent generator of big data medical
Intelligent generator of big data medicalIntelligent generator of big data medical
Intelligent generator of big data medical
 
OPTIMIZING END-TO-END BIG DATA TRANSFERS OVER TERABITS NETWORK INFRASTRUCTURE
OPTIMIZING END-TO-END BIG DATA TRANSFERS OVER TERABITS NETWORK INFRASTRUCTUREOPTIMIZING END-TO-END BIG DATA TRANSFERS OVER TERABITS NETWORK INFRASTRUCTURE
OPTIMIZING END-TO-END BIG DATA TRANSFERS OVER TERABITS NETWORK INFRASTRUCTURE
 
ON DISTRIBUTED FUZZY DECISION TREES FOR BIG DATA
 ON DISTRIBUTED FUZZY DECISION TREES FOR BIG DATA ON DISTRIBUTED FUZZY DECISION TREES FOR BIG DATA
ON DISTRIBUTED FUZZY DECISION TREES FOR BIG DATA
 
DISEASE PREDICTION BY MACHINE LEARNING OVER BIG DATA FROM HEALTHCARE COMMUNI...
 DISEASE PREDICTION BY MACHINE LEARNING OVER BIG DATA FROM HEALTHCARE COMMUNI... DISEASE PREDICTION BY MACHINE LEARNING OVER BIG DATA FROM HEALTHCARE COMMUNI...
DISEASE PREDICTION BY MACHINE LEARNING OVER BIG DATA FROM HEALTHCARE COMMUNI...
 

Recently uploaded

Complex plane, Modulus, Argument, Graphical representation of a complex numbe...
Complex plane, Modulus, Argument, Graphical representation of a complex numbe...Complex plane, Modulus, Argument, Graphical representation of a complex numbe...
Complex plane, Modulus, Argument, Graphical representation of a complex numbe...
MohammadAliNayeem
 
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdfALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
Madan Karki
 

Recently uploaded (20)

The battle for RAG, explore the pros and cons of using KnowledgeGraphs and Ve...
The battle for RAG, explore the pros and cons of using KnowledgeGraphs and Ve...The battle for RAG, explore the pros and cons of using KnowledgeGraphs and Ve...
The battle for RAG, explore the pros and cons of using KnowledgeGraphs and Ve...
 
5G and 6G refer to generations of mobile network technology, each representin...
5G and 6G refer to generations of mobile network technology, each representin...5G and 6G refer to generations of mobile network technology, each representin...
5G and 6G refer to generations of mobile network technology, each representin...
 
Research Methodolgy & Intellectual Property Rights Series 1
Research Methodolgy & Intellectual Property Rights Series 1Research Methodolgy & Intellectual Property Rights Series 1
Research Methodolgy & Intellectual Property Rights Series 1
 
Complex plane, Modulus, Argument, Graphical representation of a complex numbe...
Complex plane, Modulus, Argument, Graphical representation of a complex numbe...Complex plane, Modulus, Argument, Graphical representation of a complex numbe...
Complex plane, Modulus, Argument, Graphical representation of a complex numbe...
 
Piping and instrumentation diagram p.pdf
Piping and instrumentation diagram p.pdfPiping and instrumentation diagram p.pdf
Piping and instrumentation diagram p.pdf
 
Operating System chapter 9 (Virtual Memory)
Operating System chapter 9 (Virtual Memory)Operating System chapter 9 (Virtual Memory)
Operating System chapter 9 (Virtual Memory)
 
ChatGPT Prompt Engineering for project managers.pdf
ChatGPT Prompt Engineering for project managers.pdfChatGPT Prompt Engineering for project managers.pdf
ChatGPT Prompt Engineering for project managers.pdf
 
Electrical shop management system project report.pdf
Electrical shop management system project report.pdfElectrical shop management system project report.pdf
Electrical shop management system project report.pdf
 
Insurance management system project report.pdf
Insurance management system project report.pdfInsurance management system project report.pdf
Insurance management system project report.pdf
 
Lesson no16 application of Induction Generator in Wind.ppsx
Lesson no16 application of Induction Generator in Wind.ppsxLesson no16 application of Induction Generator in Wind.ppsx
Lesson no16 application of Induction Generator in Wind.ppsx
 
Interfacing Analog to Digital Data Converters ee3404.pdf
Interfacing Analog to Digital Data Converters ee3404.pdfInterfacing Analog to Digital Data Converters ee3404.pdf
Interfacing Analog to Digital Data Converters ee3404.pdf
 
Filters for Electromagnetic Compatibility Applications
Filters for Electromagnetic Compatibility ApplicationsFilters for Electromagnetic Compatibility Applications
Filters for Electromagnetic Compatibility Applications
 
RM&IPR M5 notes.pdfResearch Methodolgy & Intellectual Property Rights Series 5
RM&IPR M5 notes.pdfResearch Methodolgy & Intellectual Property Rights Series 5RM&IPR M5 notes.pdfResearch Methodolgy & Intellectual Property Rights Series 5
RM&IPR M5 notes.pdfResearch Methodolgy & Intellectual Property Rights Series 5
 
How to Design and spec harmonic filter.pdf
How to Design and spec harmonic filter.pdfHow to Design and spec harmonic filter.pdf
How to Design and spec harmonic filter.pdf
 
Lab Manual Arduino UNO Microcontrollar.docx
Lab Manual Arduino UNO Microcontrollar.docxLab Manual Arduino UNO Microcontrollar.docx
Lab Manual Arduino UNO Microcontrollar.docx
 
BURGER ORDERING SYSYTEM PROJECT REPORT..pdf
BURGER ORDERING SYSYTEM PROJECT REPORT..pdfBURGER ORDERING SYSYTEM PROJECT REPORT..pdf
BURGER ORDERING SYSYTEM PROJECT REPORT..pdf
 
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdfALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
 
analog-vs-digital-communication (concept of analog and digital).pptx
analog-vs-digital-communication (concept of analog and digital).pptxanalog-vs-digital-communication (concept of analog and digital).pptx
analog-vs-digital-communication (concept of analog and digital).pptx
 
Involute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdf
Involute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdfInvolute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdf
Involute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdf
 
Linux Systems Programming: Semaphores, Shared Memory, and Message Queues
Linux Systems Programming: Semaphores, Shared Memory, and Message QueuesLinux Systems Programming: Semaphores, Shared Memory, and Message Queues
Linux Systems Programming: Semaphores, Shared Memory, and Message Queues
 

A fully digital front end architecture for ecg acquisition system with 0.5 v supply

  • 1. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com A Fully Digital Front-End Architecture for ECG Acquisition System with 0.5 V Supply Abstract: This paper presents a new power-efficient electrocardiogram acquisition system that uses a fully digital architecture to reduce the power consumption and chip area. The proposed architecture is compatible with digital CMOS technology and is capable of operating with a low supply voltage of 0.5 V. In this architecture, no analog block, e.g., low-noise amplifier (LNA), and filters, and no passive elements, such as ac coupling capacitors, are used. A moving average voltage-to time converter is used, which behaves instead of the LNA and anti-aliasing filter. A digital feedback loop is employed to cancel the impact of the dc offset on the circuit, which eliminates the need for coupling capacitors. The proposed architecture of this paper analysis the logic size, area and power consumption using Xilinx 14.2. Enhancement of the project: Existing System: A digital signal processor then processes the digital data for monitoring or diagnosis applications. Biomedical signal acquisition systems typically consist of a low-noise amplifier (LNA), a bandpass filter, an analog sample-and-hold, and an analog-to-digital converter (ADC), as shown in Fig. 1(a). While the architecture shown in Fig. 1(a) is typically used, in some cases chopping technique is used to reduce the impact of the flicker noise, as shown in Fig. 1(b).
  • 2. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com Fig. 1. Biomedical signal acquisition system. (a) Conventional based. (b) Chopper based. With the advancement of CMOS technology, the supply voltage is being reduced, which decreases the voltage headroom for analog block of an IC. Although the technology scaling leads to lower power consumption and higher performance in digital circuits; many parameters [such as signal-to-noise ratio (SNR), dynamic range, gain, and so on] of the analog parts of an IC are negatively impacted. Therefore, it is desirable to find new architectures, in which more digital blocks are used. Recently, a few methods, which are based on digital techniques, are introduced. The block diagram of the system designed is shown in Fig. 2. In this circuit, many of the functions that are typically implemented by analog blocks are performed by digital circuits. Using this digitally enhanced approach can help increase the flexibility of the system in removing unwanted interferences. Moreover, digital calibration techniques can be used more easily.
  • 3. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com Fig. 1. Biomedical signal acquisition system. (a) Conventional based. (b) Chopper based. Disadvantages:  Power consumption is high  Coverage area is high Proposed System: Fig. 3(a) shows the block diagram of the proposed fully digital architecture. In this structure, the processing of the bio-signal is performed in the time and digital domain. Hence, the advantages of digital CMOS technology are utilized. The analog bio-signal coming from the electrode is directly connected to the front-end circuit and is converted to time with a voltage-to-time converter (VTC). From this point on in the circuit, the signal information is in the phase of the VTC output signal. The output of the VTC is applied to the time-mode processing block, in which the anti-aliasing and offset cancellation are done in time domain. Then, a time-to-digital converter (TDC) transfers the time-mode signal into digital domain where other processes (digital filtering, data compression/reduction and so on) are performed. The proposed digital architecture is shown in Fig. 3(b). It consists of an active electrode, two digital-to-current converters (DCCs), a moving average VTC (MA-VTC), a control logic block, a counter, and a demultiplexer. In this architecture, ac coupling capacitors are removed, and the impact of the electrode offset on the circuit is cancelled via a feedback loop. The technique used
  • 4. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com for the offset cancellation will be described in Section III. As explained earlier (Fig. 1), in conventional bio-signal acquisition systems, an LNA is used after the electrode. In the proposed architecture, this block is removed. In the following text, each of the blocks of the proposed architecture is explained. Fig. 3. (a) Overall block diagram of the proposed system. (b) Proposed digital front-end architecture. Active Electrode
  • 5. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com An active electrode is an electrode, in which some active elements are used to reduce the power line interference. Fig. 4 shows two different two-wired active electrodes for comparison. Fig. 4. Active electrode with either (a) an op-amp or (b) a MOS transistor, both operating as a voltage follower Voltage to Time Converter (VTC) In the proposed digital implementation, the analog input voltage is converted to a measurable time via a VTC at the first stage. The signal information is now in the delay of the clock signal (CLK). Moving Average Filtering Since, VTCs work with a clock and are broadband compared with the signal bandwidth, not using an anti-aliasing filter before VTCs would lead to out-of-band noise aliasing. To prevent aliasing and to avoid having an analog filter in the design, we have developed the structure shown in Fig. 5 for converting the voltage-to-time as well as anti-aliasing filtering.
  • 6. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com Fig. 6. Schematic of the MA-VTC circuit. Architecture for offset cancellation technique The block diagram of the proposed offset cancellation technique is shown in Fig. 6. It contains two 5-bit DCCs, control logic circuit, 5-bit counter, and 5–32 demultiplexer (Demux). Since the offset voltage changes very slowly, the frequency of the clock signal used for the counter (Clkc) is ∼10 times less than the clock of the rest of the circuit. Fig. 10. Proposed offset cancellation block diagram. Advantages:  Compact  Low power consumption Software implementation:
  • 7. CONTACT: PRAVEEN KUMAR. L (,+91 – 9791938249) MAIL ID: sunsid1989@gmail.com, praveen@nexgenproject.com Web: www.nexgenproject.com, www.finalyear-ieeeprojects.com  Modelsim  Xilinx ISE