SlideShare a Scribd company logo

Delay Analysis for Current Mode Threshold Logic Gate Designs

•Download as DOCX, PDF•
•
JAYAPRAKASH JPINFOTECH
JAYAPRAKASH JPINFOTECH

Delay Analysis for Current Mode Threshold Logic Gate Designs

Education
1 of 1
Delay Analysis for Current Mode Threshold Logic Gate Designs ABSTRACT: Current mode is a popular CMOS-based implementation of threshold logic functions, where the gate delay depends on the sensor size. This paper presents a new implementation of current mode threshold functions for improved gate delay and switching energy. An analytical method is also proposed in order to identify quickly the sensor size that minimizes the gate delay. Simulation results on different gates implemented using the optimum sensor size indicates that the proposed current mode implementation method outperforms consistently the existing implementations in delay as well as switching energy. The proposed architecture of this paper analysis the logic size, area and power consumption using Tanner tool. SOFTWARE IMPLEMENTATION:  Tanner tool

Recommended

ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...
ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...
ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...I3E Technologies
 
A customized workflow for indoor CBRN dispersions analysis in subway stations
A customized workflow for indoor CBRN dispersions analysis in subway stationsA customized workflow for indoor CBRN dispersions analysis in subway stations
A customized workflow for indoor CBRN dispersions analysis in subway stationsFLUIDIAN
 
Recursive approach to the design of a parallel self timed adder
Recursive approach to the design of a parallel self timed adderRecursive approach to the design of a parallel self timed adder
Recursive approach to the design of a parallel self timed adderI3E Technologies
 
Predicting phase durations of traffic lights using live open traffic lights data
Predicting phase durations of traffic lights using live open traffic lights dataPredicting phase durations of traffic lights using live open traffic lights data
Predicting phase durations of traffic lights using live open traffic lights dataBrecht Van de Vyvere
 
Accelerating economics: how GPUs can save you time and money
Accelerating economics: how GPUs can save you time and moneyAccelerating economics: how GPUs can save you time and money
Accelerating economics: how GPUs can save you time and moneyLaurent Oberholzer
 
Ecursive approach to the design of a parallel self timed adder
Ecursive approach to the design of a parallel self timed adderEcursive approach to the design of a parallel self timed adder
Ecursive approach to the design of a parallel self timed adderLogicMindtech Nologies
 
Array based approximate arithmetic computing; a general model and application...
Array based approximate arithmetic computing; a general model and application...Array based approximate arithmetic computing; a general model and application...
Array based approximate arithmetic computing; a general model and application...I3E Technologies
 
A High-Speed FPGA Implementation of an RSD-Based ECC Processor
A High-Speed FPGA Implementation of an RSD-Based ECC ProcessorA High-Speed FPGA Implementation of an RSD-Based ECC Processor
A High-Speed FPGA Implementation of an RSD-Based ECC ProcessorPvrtechnologies Nellore
 

Recommended

ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...
ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...
ROUTING PRESSURE: A CHANNEL-RELATED AND TRAFFIC-AWARE METRIC OF ROUTING ALGOR...I3E Technologies
 
A customized workflow for indoor CBRN dispersions analysis in subway stations
A customized workflow for indoor CBRN dispersions analysis in subway stationsA customized workflow for indoor CBRN dispersions analysis in subway stations
A customized workflow for indoor CBRN dispersions analysis in subway stationsFLUIDIAN
 
Recursive approach to the design of a parallel self timed adder
Recursive approach to the design of a parallel self timed adderRecursive approach to the design of a parallel self timed adder
Recursive approach to the design of a parallel self timed adderI3E Technologies
 
Predicting phase durations of traffic lights using live open traffic lights data
Predicting phase durations of traffic lights using live open traffic lights dataPredicting phase durations of traffic lights using live open traffic lights data
Predicting phase durations of traffic lights using live open traffic lights dataBrecht Van de Vyvere
 
Accelerating economics: how GPUs can save you time and money
Accelerating economics: how GPUs can save you time and moneyAccelerating economics: how GPUs can save you time and money
Accelerating economics: how GPUs can save you time and moneyLaurent Oberholzer
 
Ecursive approach to the design of a parallel self timed adder
Ecursive approach to the design of a parallel self timed adderEcursive approach to the design of a parallel self timed adder
Ecursive approach to the design of a parallel self timed adderLogicMindtech Nologies
 
Array based approximate arithmetic computing; a general model and application...
Array based approximate arithmetic computing; a general model and application...Array based approximate arithmetic computing; a general model and application...
Array based approximate arithmetic computing; a general model and application...I3E Technologies
 
A High-Speed FPGA Implementation of an RSD-Based ECC Processor
A High-Speed FPGA Implementation of an RSD-Based ECC ProcessorA High-Speed FPGA Implementation of an RSD-Based ECC Processor
A High-Speed FPGA Implementation of an RSD-Based ECC ProcessorPvrtechnologies Nellore
 
Implementation of pull up pull-down network for energy optimization in full a...
Implementation of pull up pull-down network for energy optimization in full a...Implementation of pull up pull-down network for energy optimization in full a...
Implementation of pull up pull-down network for energy optimization in full a...IJARIIT
 
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...IJMER
 
Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder NAVEEN TOKAS
 
Area efficient fixed-width squarer with dynamic error-compensation circuit
Area efficient fixed-width squarer with dynamic error-compensation circuitArea efficient fixed-width squarer with dynamic error-compensation circuit
Area efficient fixed-width squarer with dynamic error-compensation circuitLogicMindtech Nologies
 
A new method for self-organized dynamic delay loop associated pipeline with ...
A new method for self-organized dynamic delay loop associated pipeline with ...A new method for self-organized dynamic delay loop associated pipeline with ...
A new method for self-organized dynamic delay loop associated pipeline with ...IJECEIAES
 
Layout Design Comparison of CMOS and Gate
Layout Design Comparison of CMOS and Gate Layout Design Comparison of CMOS and Gate
Layout Design Comparison of CMOS and Gate IJEEE
 
Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progres...
Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progres...Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progres...
Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progres...IJECEIAES
 
Ieee 2015 2014 nexgen tech vlsi abstract
Ieee 2015 2014 nexgen tech vlsi abstractIeee 2015 2014 nexgen tech vlsi abstract
Ieee 2015 2014 nexgen tech vlsi abstractNexgen Technology
 
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...Nexgen Technology
 
Vlsi 2015 2016 ieee project list-(v)_with abstract
Vlsi 2015 2016 ieee project list-(v)_with abstractVlsi 2015 2016 ieee project list-(v)_with abstract
Vlsi 2015 2016 ieee project list-(v)_with abstractS3 Infotech IEEE Projects
 
A verilog based simulation methodology for estimating statistical test for th...
A verilog based simulation methodology for estimating statistical test for th...A verilog based simulation methodology for estimating statistical test for th...
A verilog based simulation methodology for estimating statistical test for th...ijsrd.com
 
Extremely Low Power FIR Filter for a Smart Dust Sensor Module
Extremely Low Power FIR Filter for a Smart Dust Sensor ModuleExtremely Low Power FIR Filter for a Smart Dust Sensor Module
Extremely Low Power FIR Filter for a Smart Dust Sensor ModuleCSCJournals
 
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...VLSICS Design
 
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...VLSICS Design
 
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...VLSICS Design
 
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS I...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS I... BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS I...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS I...Nexgen Technology
 
Nexgen tech vlsi 2015 2014
Nexgen tech vlsi 2015 2014Nexgen tech vlsi 2015 2014
Nexgen tech vlsi 2015 2014nexgentech
 
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...IRJET Journal
 
Efficient implementation of 2 bit magnitude comparator using pt
Efficient implementation of 2 bit magnitude comparator using ptEfficient implementation of 2 bit magnitude comparator using pt
Efficient implementation of 2 bit magnitude comparator using ptIJARIIT
 
2017 18 ieee vlsi titles,IEEE 2017-18 BULK NS2 PROJECTS TITLES,IEEE 2017-18...
2017 18 ieee vlsi titles,IEEE 2017-18 BULK NS2 PROJECTS TITLES,IEEE 2017-18...2017 18 ieee vlsi titles,IEEE 2017-18 BULK NS2 PROJECTS TITLES,IEEE 2017-18...
2017 18 ieee vlsi titles,IEEE 2017-18 BULK NS2 PROJECTS TITLES,IEEE 2017-18...Nexgen Technology
 
Java Web Application Project Titles 2023-2024.pdf
Java Web Application Project Titles 2023-2024.pdfJava Web Application Project Titles 2023-2024.pdf
Java Web Application Project Titles 2023-2024.pdfJAYAPRAKASH JPINFOTECH
 
Dot Net Final Year IEEE Project Titles.pdf
Dot Net Final Year IEEE Project Titles.pdfDot Net Final Year IEEE Project Titles.pdf
Dot Net Final Year IEEE Project Titles.pdfJAYAPRAKASH JPINFOTECH
 

More Related Content

Similar to Delay Analysis for Current Mode Threshold Logic Gate Designs

Implementation of pull up pull-down network for energy optimization in full a...
Implementation of pull up pull-down network for energy optimization in full a...Implementation of pull up pull-down network for energy optimization in full a...
Implementation of pull up pull-down network for energy optimization in full a...IJARIIT
 
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...IJMER
 
Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder NAVEEN TOKAS
 
Area efficient fixed-width squarer with dynamic error-compensation circuit
Area efficient fixed-width squarer with dynamic error-compensation circuitArea efficient fixed-width squarer with dynamic error-compensation circuit
Area efficient fixed-width squarer with dynamic error-compensation circuitLogicMindtech Nologies
 
A new method for self-organized dynamic delay loop associated pipeline with ...
A new method for self-organized dynamic delay loop associated pipeline with ...A new method for self-organized dynamic delay loop associated pipeline with ...
A new method for self-organized dynamic delay loop associated pipeline with ...IJECEIAES
 
Layout Design Comparison of CMOS and Gate
Layout Design Comparison of CMOS and Gate Layout Design Comparison of CMOS and Gate
Layout Design Comparison of CMOS and Gate IJEEE
 
Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progres...
Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progres...Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progres...
Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progres...IJECEIAES
 
Ieee 2015 2014 nexgen tech vlsi abstract
Ieee 2015 2014 nexgen tech vlsi abstractIeee 2015 2014 nexgen tech vlsi abstract
Ieee 2015 2014 nexgen tech vlsi abstractNexgen Technology
 
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...Nexgen Technology
 
Vlsi 2015 2016 ieee project list-(v)_with abstract
Vlsi 2015 2016 ieee project list-(v)_with abstractVlsi 2015 2016 ieee project list-(v)_with abstract
Vlsi 2015 2016 ieee project list-(v)_with abstractS3 Infotech IEEE Projects
 
A verilog based simulation methodology for estimating statistical test for th...
A verilog based simulation methodology for estimating statistical test for th...A verilog based simulation methodology for estimating statistical test for th...
A verilog based simulation methodology for estimating statistical test for th...ijsrd.com
 
Extremely Low Power FIR Filter for a Smart Dust Sensor Module
Extremely Low Power FIR Filter for a Smart Dust Sensor ModuleExtremely Low Power FIR Filter for a Smart Dust Sensor Module
Extremely Low Power FIR Filter for a Smart Dust Sensor ModuleCSCJournals
 
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...VLSICS Design
 
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...VLSICS Design
 
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...VLSICS Design
 
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS I...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS I... BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS I...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS I...Nexgen Technology
 
Nexgen tech vlsi 2015 2014
Nexgen tech vlsi 2015 2014Nexgen tech vlsi 2015 2014
Nexgen tech vlsi 2015 2014nexgentech
 
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...IRJET Journal
 
Efficient implementation of 2 bit magnitude comparator using pt
Efficient implementation of 2 bit magnitude comparator using ptEfficient implementation of 2 bit magnitude comparator using pt
Efficient implementation of 2 bit magnitude comparator using ptIJARIIT
 
2017 18 ieee vlsi titles,IEEE 2017-18 BULK NS2 PROJECTS TITLES,IEEE 2017-18...
2017 18 ieee vlsi titles,IEEE 2017-18 BULK NS2 PROJECTS TITLES,IEEE 2017-18...2017 18 ieee vlsi titles,IEEE 2017-18 BULK NS2 PROJECTS TITLES,IEEE 2017-18...
2017 18 ieee vlsi titles,IEEE 2017-18 BULK NS2 PROJECTS TITLES,IEEE 2017-18...Nexgen Technology
 

Similar to Delay Analysis for Current Mode Threshold Logic Gate Designs (20)

Implementation of pull up pull-down network for energy optimization in full a...
Implementation of pull up pull-down network for energy optimization in full a...Implementation of pull up pull-down network for energy optimization in full a...
Implementation of pull up pull-down network for energy optimization in full a...
 
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
 
Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder
 
Area efficient fixed-width squarer with dynamic error-compensation circuit
Area efficient fixed-width squarer with dynamic error-compensation circuitArea efficient fixed-width squarer with dynamic error-compensation circuit
Area efficient fixed-width squarer with dynamic error-compensation circuit
 
A new method for self-organized dynamic delay loop associated pipeline with ...
A new method for self-organized dynamic delay loop associated pipeline with ...A new method for self-organized dynamic delay loop associated pipeline with ...
A new method for self-organized dynamic delay loop associated pipeline with ...
 
Layout Design Comparison of CMOS and Gate
Layout Design Comparison of CMOS and Gate Layout Design Comparison of CMOS and Gate
Layout Design Comparison of CMOS and Gate
 
Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progres...
Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progres...Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progres...
Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progres...
 
Ieee 2015 2014 nexgen tech vlsi abstract
Ieee 2015 2014 nexgen tech vlsi abstractIeee 2015 2014 nexgen tech vlsi abstract
Ieee 2015 2014 nexgen tech vlsi abstract
 
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS IN...
 
Vlsi 2015 2016 ieee project list-(v)_with abstract
Vlsi 2015 2016 ieee project list-(v)_with abstractVlsi 2015 2016 ieee project list-(v)_with abstract
Vlsi 2015 2016 ieee project list-(v)_with abstract
 
A verilog based simulation methodology for estimating statistical test for th...
A verilog based simulation methodology for estimating statistical test for th...A verilog based simulation methodology for estimating statistical test for th...
A verilog based simulation methodology for estimating statistical test for th...
 
Extremely Low Power FIR Filter for a Smart Dust Sensor Module
Extremely Low Power FIR Filter for a Smart Dust Sensor ModuleExtremely Low Power FIR Filter for a Smart Dust Sensor Module
Extremely Low Power FIR Filter for a Smart Dust Sensor Module
 
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...
 
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...
 
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...
 
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS I...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS I... BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS I...
BULK IEEE PROJECTS IN VLSI ,BULK IEEE PROJECTS, IEEE 2015-16 VLSI PROJECTS I...
 
Nexgen tech vlsi 2015 2014
Nexgen tech vlsi 2015 2014Nexgen tech vlsi 2015 2014
Nexgen tech vlsi 2015 2014
 
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
 
Efficient implementation of 2 bit magnitude comparator using pt
Efficient implementation of 2 bit magnitude comparator using ptEfficient implementation of 2 bit magnitude comparator using pt
Efficient implementation of 2 bit magnitude comparator using pt
 
2017 18 ieee vlsi titles,IEEE 2017-18 BULK NS2 PROJECTS TITLES,IEEE 2017-18...
2017 18 ieee vlsi titles,IEEE 2017-18 BULK NS2 PROJECTS TITLES,IEEE 2017-18...2017 18 ieee vlsi titles,IEEE 2017-18 BULK NS2 PROJECTS TITLES,IEEE 2017-18...
2017 18 ieee vlsi titles,IEEE 2017-18 BULK NS2 PROJECTS TITLES,IEEE 2017-18...
 

More from JAYAPRAKASH JPINFOTECH

Java Web Application Project Titles 2023-2024.pdf
Java Web Application Project Titles 2023-2024.pdfJava Web Application Project Titles 2023-2024.pdf
Java Web Application Project Titles 2023-2024.pdfJAYAPRAKASH JPINFOTECH
 
Dot Net Final Year IEEE Project Titles.pdf
Dot Net Final Year IEEE Project Titles.pdfDot Net Final Year IEEE Project Titles.pdf
Dot Net Final Year IEEE Project Titles.pdfJAYAPRAKASH JPINFOTECH
 
MATLAB Final Year IEEE Project Titles 2023 - 2024.pdf
MATLAB Final Year IEEE Project Titles 2023 - 2024.pdfMATLAB Final Year IEEE Project Titles 2023 - 2024.pdf
MATLAB Final Year IEEE Project Titles 2023 - 2024.pdfJAYAPRAKASH JPINFOTECH
 
Python IEEE Project Titles 2023 - 2024.pdf
Python IEEE Project Titles 2023 - 2024.pdfPython IEEE Project Titles 2023 - 2024.pdf
Python IEEE Project Titles 2023 - 2024.pdfJAYAPRAKASH JPINFOTECH
 
Python ieee project titles 2021 - 2022 | Machine Learning Final Year Project...
Python ieee project titles 2021 - 2022 | Machine Learning Final Year Project...Python ieee project titles 2021 - 2022 | Machine Learning Final Year Project...
Python ieee project titles 2021 - 2022 | Machine Learning Final Year Project...JAYAPRAKASH JPINFOTECH
 
Spammer detection and fake user Identification on Social Networks
Spammer detection and fake user Identification on Social NetworksSpammer detection and fake user Identification on Social Networks
Spammer detection and fake user Identification on Social NetworksJAYAPRAKASH JPINFOTECH
 
Sentiment Classification using N-gram IDF and Automated Machine Learning
Sentiment Classification using N-gram IDF and Automated Machine LearningSentiment Classification using N-gram IDF and Automated Machine Learning
Sentiment Classification using N-gram IDF and Automated Machine LearningJAYAPRAKASH JPINFOTECH
 
Privacy-Preserving Social Media DataPublishing for Personalized Ranking-Based...
Privacy-Preserving Social Media DataPublishing for Personalized Ranking-Based...Privacy-Preserving Social Media DataPublishing for Personalized Ranking-Based...
Privacy-Preserving Social Media DataPublishing for Personalized Ranking-Based...JAYAPRAKASH JPINFOTECH
 
FunkR-pDAE: Personalized Project Recommendation Using Deep Learning
FunkR-pDAE: Personalized Project Recommendation Using Deep LearningFunkR-pDAE: Personalized Project Recommendation Using Deep Learning
FunkR-pDAE: Personalized Project Recommendation Using Deep LearningJAYAPRAKASH JPINFOTECH
 
Discovering the Type 2 Diabetes in Electronic Health Records using the Sparse...
Discovering the Type 2 Diabetes in Electronic Health Records using the Sparse...Discovering the Type 2 Diabetes in Electronic Health Records using the Sparse...
Discovering the Type 2 Diabetes in Electronic Health Records using the Sparse...JAYAPRAKASH JPINFOTECH
 
Crop Yield Prediction and Efficient use of Fertilizers
Crop Yield Prediction and Efficient use of FertilizersCrop Yield Prediction and Efficient use of Fertilizers
Crop Yield Prediction and Efficient use of FertilizersJAYAPRAKASH JPINFOTECH
 
Collaborative Filtering-based Electricity Plan Recommender System
Collaborative Filtering-based Electricity Plan Recommender SystemCollaborative Filtering-based Electricity Plan Recommender System
Collaborative Filtering-based Electricity Plan Recommender SystemJAYAPRAKASH JPINFOTECH
 
Achieving Data Truthfulness and Privacy Preservation in Data Markets
Achieving Data Truthfulness and Privacy Preservation in Data MarketsAchieving Data Truthfulness and Privacy Preservation in Data Markets
Achieving Data Truthfulness and Privacy Preservation in Data MarketsJAYAPRAKASH JPINFOTECH
 
V2V Routing in a VANET Based on the Auto regressive Integrated Moving Average...
V2V Routing in a VANET Based on the Auto regressive Integrated Moving Average...V2V Routing in a VANET Based on the Auto regressive Integrated Moving Average...
V2V Routing in a VANET Based on the Auto regressive Integrated Moving Average...JAYAPRAKASH JPINFOTECH
 
Towards Fast and Reliable Multi-hop Routing in VANETs
Towards Fast and Reliable Multi-hop Routing in VANETsTowards Fast and Reliable Multi-hop Routing in VANETs
Towards Fast and Reliable Multi-hop Routing in VANETsJAYAPRAKASH JPINFOTECH
 
Selective Authentication Based Geographic Opportunistic Routing in Wireless S...
Selective Authentication Based Geographic Opportunistic Routing in Wireless S...Selective Authentication Based Geographic Opportunistic Routing in Wireless S...
Selective Authentication Based Geographic Opportunistic Routing in Wireless S...JAYAPRAKASH JPINFOTECH
 
Robust Defense Scheme Against Selective DropAttack in Wireless Ad Hoc Networks
Robust Defense Scheme Against Selective DropAttack in Wireless Ad Hoc NetworksRobust Defense Scheme Against Selective DropAttack in Wireless Ad Hoc Networks
Robust Defense Scheme Against Selective DropAttack in Wireless Ad Hoc NetworksJAYAPRAKASH JPINFOTECH
 
Privacy-Preserving Cloud-based Road Condition Monitoring with Source Authenti...
Privacy-Preserving Cloud-based Road Condition Monitoring with Source Authenti...Privacy-Preserving Cloud-based Road Condition Monitoring with Source Authenti...
Privacy-Preserving Cloud-based Road Condition Monitoring with Source Authenti...JAYAPRAKASH JPINFOTECH
 
Novel Intrusion Detection and Prevention for Mobile Ad Hoc Networks
Novel Intrusion Detection and Prevention for Mobile Ad Hoc NetworksNovel Intrusion Detection and Prevention for Mobile Ad Hoc Networks
Novel Intrusion Detection and Prevention for Mobile Ad Hoc NetworksJAYAPRAKASH JPINFOTECH
 
Node-Level Trust Evaluation in Wireless Sensor Networks
Node-Level Trust Evaluation in Wireless Sensor NetworksNode-Level Trust Evaluation in Wireless Sensor Networks
Node-Level Trust Evaluation in Wireless Sensor NetworksJAYAPRAKASH JPINFOTECH
 

More from JAYAPRAKASH JPINFOTECH (20)

Java Web Application Project Titles 2023-2024.pdf
Java Web Application Project Titles 2023-2024.pdfJava Web Application Project Titles 2023-2024.pdf
Java Web Application Project Titles 2023-2024.pdf
 
Dot Net Final Year IEEE Project Titles.pdf
Dot Net Final Year IEEE Project Titles.pdfDot Net Final Year IEEE Project Titles.pdf
Dot Net Final Year IEEE Project Titles.pdf
 
MATLAB Final Year IEEE Project Titles 2023 - 2024.pdf
MATLAB Final Year IEEE Project Titles 2023 - 2024.pdfMATLAB Final Year IEEE Project Titles 2023 - 2024.pdf
MATLAB Final Year IEEE Project Titles 2023 - 2024.pdf
 
Python IEEE Project Titles 2023 - 2024.pdf
Python IEEE Project Titles 2023 - 2024.pdfPython IEEE Project Titles 2023 - 2024.pdf
Python IEEE Project Titles 2023 - 2024.pdf
 
Python ieee project titles 2021 - 2022 | Machine Learning Final Year Project...
Python ieee project titles 2021 - 2022 | Machine Learning Final Year Project...Python ieee project titles 2021 - 2022 | Machine Learning Final Year Project...
Python ieee project titles 2021 - 2022 | Machine Learning Final Year Project...
 
Spammer detection and fake user Identification on Social Networks
Spammer detection and fake user Identification on Social NetworksSpammer detection and fake user Identification on Social Networks
Spammer detection and fake user Identification on Social Networks
 
Sentiment Classification using N-gram IDF and Automated Machine Learning
Sentiment Classification using N-gram IDF and Automated Machine LearningSentiment Classification using N-gram IDF and Automated Machine Learning
Sentiment Classification using N-gram IDF and Automated Machine Learning
 
Privacy-Preserving Social Media DataPublishing for Personalized Ranking-Based...
Privacy-Preserving Social Media DataPublishing for Personalized Ranking-Based...Privacy-Preserving Social Media DataPublishing for Personalized Ranking-Based...
Privacy-Preserving Social Media DataPublishing for Personalized Ranking-Based...
 
FunkR-pDAE: Personalized Project Recommendation Using Deep Learning
FunkR-pDAE: Personalized Project Recommendation Using Deep LearningFunkR-pDAE: Personalized Project Recommendation Using Deep Learning
FunkR-pDAE: Personalized Project Recommendation Using Deep Learning
 
Discovering the Type 2 Diabetes in Electronic Health Records using the Sparse...
Discovering the Type 2 Diabetes in Electronic Health Records using the Sparse...Discovering the Type 2 Diabetes in Electronic Health Records using the Sparse...
Discovering the Type 2 Diabetes in Electronic Health Records using the Sparse...
 
Crop Yield Prediction and Efficient use of Fertilizers
Crop Yield Prediction and Efficient use of FertilizersCrop Yield Prediction and Efficient use of Fertilizers
Crop Yield Prediction and Efficient use of Fertilizers
 
Collaborative Filtering-based Electricity Plan Recommender System
Collaborative Filtering-based Electricity Plan Recommender SystemCollaborative Filtering-based Electricity Plan Recommender System
Collaborative Filtering-based Electricity Plan Recommender System
 
Achieving Data Truthfulness and Privacy Preservation in Data Markets
Achieving Data Truthfulness and Privacy Preservation in Data MarketsAchieving Data Truthfulness and Privacy Preservation in Data Markets
Achieving Data Truthfulness and Privacy Preservation in Data Markets
 
V2V Routing in a VANET Based on the Auto regressive Integrated Moving Average...
V2V Routing in a VANET Based on the Auto regressive Integrated Moving Average...V2V Routing in a VANET Based on the Auto regressive Integrated Moving Average...
V2V Routing in a VANET Based on the Auto regressive Integrated Moving Average...
 
Towards Fast and Reliable Multi-hop Routing in VANETs
Towards Fast and Reliable Multi-hop Routing in VANETsTowards Fast and Reliable Multi-hop Routing in VANETs
Towards Fast and Reliable Multi-hop Routing in VANETs
 
Selective Authentication Based Geographic Opportunistic Routing in Wireless S...
Selective Authentication Based Geographic Opportunistic Routing in Wireless S...Selective Authentication Based Geographic Opportunistic Routing in Wireless S...
Selective Authentication Based Geographic Opportunistic Routing in Wireless S...
 
Robust Defense Scheme Against Selective DropAttack in Wireless Ad Hoc Networks
Robust Defense Scheme Against Selective DropAttack in Wireless Ad Hoc NetworksRobust Defense Scheme Against Selective DropAttack in Wireless Ad Hoc Networks
Robust Defense Scheme Against Selective DropAttack in Wireless Ad Hoc Networks
 
Privacy-Preserving Cloud-based Road Condition Monitoring with Source Authenti...
Privacy-Preserving Cloud-based Road Condition Monitoring with Source Authenti...Privacy-Preserving Cloud-based Road Condition Monitoring with Source Authenti...
Privacy-Preserving Cloud-based Road Condition Monitoring with Source Authenti...
 
Novel Intrusion Detection and Prevention for Mobile Ad Hoc Networks
Novel Intrusion Detection and Prevention for Mobile Ad Hoc NetworksNovel Intrusion Detection and Prevention for Mobile Ad Hoc Networks
Novel Intrusion Detection and Prevention for Mobile Ad Hoc Networks
 
Node-Level Trust Evaluation in Wireless Sensor Networks
Node-Level Trust Evaluation in Wireless Sensor NetworksNode-Level Trust Evaluation in Wireless Sensor Networks
Node-Level Trust Evaluation in Wireless Sensor Networks
 

Recently uploaded

Unit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptxUnit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptxVishalSingh1417
 
How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17Celine George
 
PROCESS RECORDING FORMAT.docx
PROCESS RECORDING FORMAT.docxPROCESS RECORDING FORMAT.docx
PROCESS RECORDING FORMAT.docxPoojaSen20
 
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...christianmathematics
 
APM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAPM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAssociation for Project Management
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxVishalSingh1417
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Disha Kariya
 
An Overview of Mutual Funds Bcom Project.pdf
An Overview of Mutual Funds Bcom Project.pdfAn Overview of Mutual Funds Bcom Project.pdf
An Overview of Mutual Funds Bcom Project.pdfSanaAli374401
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.christianmathematics
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactPECB
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeThiyagu K
 
Application orientated numerical on hev.ppt
Application orientated numerical on hev.pptApplication orientated numerical on hev.ppt
Application orientated numerical on hev.pptRamjanShidvankar
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxDenish Jangid
 
Measures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SDMeasures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SDThiyagu K
 
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin ClassesMixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin ClassesCeline George
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Celine George
 

Recently uploaded (20)

Unit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptxUnit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptx
 
How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17
 
PROCESS RECORDING FORMAT.docx
PROCESS RECORDING FORMAT.docxPROCESS RECORDING FORMAT.docx
PROCESS RECORDING FORMAT.docx
 
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
 
APM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAPM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across Sectors
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptx
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..
 
An Overview of Mutual Funds Bcom Project.pdf
An Overview of Mutual Funds Bcom Project.pdfAn Overview of Mutual Funds Bcom Project.pdf
An Overview of Mutual Funds Bcom Project.pdf
 
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 
Application orientated numerical on hev.ppt
Application orientated numerical on hev.pptApplication orientated numerical on hev.ppt
Application orientated numerical on hev.ppt
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
 
Advance Mobile Application Development class 07
Advance Mobile Application Development class 07Advance Mobile Application Development class 07
Advance Mobile Application Development class 07
 
Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1
 
Measures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SDMeasures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SD
 
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
 
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin ClassesMixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17
 

Delay Analysis for Current Mode Threshold Logic Gate Designs

  • 1. Delay Analysis for Current Mode Threshold Logic Gate Designs ABSTRACT: Current mode is a popular CMOS-based implementation of threshold logic functions, where the gate delay depends on the sensor size. This paper presents a new implementation of current mode threshold functions for improved gate delay and switching energy. An analytical method is also proposed in order to identify quickly the sensor size that minimizes the gate delay. Simulation results on different gates implemented using the optimum sensor size indicates that the proposed current mode implementation method outperforms consistently the existing implementations in delay as well as switching energy. The proposed architecture of this paper analysis the logic size, area and power consumption using Tanner tool. SOFTWARE IMPLEMENTATION:  Tanner tool