SlideShare a Scribd company logo
1 of 3
Download to read offline
Sampling Theorem



1     Objective
This lab is designed to give you insight into the concepts of signal bandwidth and sampling theorem.


2     Pre-Lab
Before you go to the lab, read this handout entirely and study the circuit diagrams. When building your
circuits, be aware of the following guidelines:

    • Build your circuits as neatly as possible.
    • Label the inputs and outputs of each functional unit. This makes measurements and troubleshooting
      much easier.
    • Learn to think in the frequency domain. This is probably one of the first classes you have had in which
      a large amount of the analysis is done in the frequency domain. Try to get a feel for the meaning of
      the information on the TDS 7104 oscilloscope.


3     Procedure
3.1    Circuit Setup
Set up the circuit as shown in Figure 1. X is an input signal from AFG310. The clock Clk is chosen to be
a 50 kHz pulse wave with 16 Vpp and 0 V offset. Set the duty cycle to be around 10%. Use PULS(E) as the
function in AFG310 and set the duty cycle by pressing SHIFT and FUNC. The DC power supplies for both
the ICs (MC14066 and 741) should be +8 V and −8 V.




                                         Figure 1: Sampling Circuit


                                                     1
Figure 2: Low Pass Filter Circuit


3.2     Measurements
Use only TDS7104 oscilloscope to make both the time domain measurements and the frequency domain
measurements. Connect the output Y of the switch in Figure 1 to the input of the low pass filter circuit
shown in Figure 2. Measure and record the time waveforms and magnitude spectra at each of the following
points; have a 455 TA stamp these measurements,
    1. X,

    2. Y, and
    3. Output of the Low Pass Filter.
Do this for the following Input Signals,
    1. 1 kHz sine,

    2. 40 kHz sine,
    3. 1 kHz triangle, and
    4. 40 kHz triangle.


4     Lab Deliverables (75 pts.)
Aliasing should be evident for 40 kHz signals in plots.
4 Time Plots (Sampling) Time domain plots of sampled 1 kHz and 40 kHz, sine and triangle input signals.
    Each plot should have both input and sampled signal.

4 Spectrum Plots (Sampling) Magnitude spectrum plots of sampled 1 kHz and 40 kHz, sine and triangle
    input signals.
4 Time Plots (Reconstruction) Time domain plots of sampled and reconstructed 1 kHz and 40 kHz, sine
    and triangle input signals. Each plot should have input, sampled and reconstructed signal.

4 Spectrum Plots (Reconstruction) Magnitude spectrum plots of reconstructed 1 kHz and 40 kHz sine
    and triangle input signals from sampled signals.




                                                       2
5     Discussion Questions (25 pts.)
In the discussion section of your report, answer the following questions:
    1. (5 pts.) How well could you recover the original input signals from the switch output? Was the
       sampling frequency adequate for the input signals? Explain.
    2. (5 pts.) Did you observe aliasing? Explain how you can identify whether a signal is being aliased.

    3. (5 pts.) How did the cut-off frequency of the filter affect the output waveforms? Why did we use a low
       pass filter for the signal reconstruction from samples? Explain.
    4. (5 pts.) Explain how you will determine bandwidth of the input signals from the amplitude spectrum.
    5. (5 pts.) Rank the four input signals in the order of increasing bandwidth. Explain your reasoning.




                                                      3

More Related Content

What's hot

DSP_FOEHU - Lec 10 - FIR Filter Design
DSP_FOEHU - Lec 10 - FIR Filter DesignDSP_FOEHU - Lec 10 - FIR Filter Design
DSP_FOEHU - Lec 10 - FIR Filter DesignAmr E. Mohamed
 
RF Module Design - [Chapter 5] Low Noise Amplifier
RF Module Design - [Chapter 5]  Low Noise AmplifierRF Module Design - [Chapter 5]  Low Noise Amplifier
RF Module Design - [Chapter 5] Low Noise AmplifierSimen Li
 
Programmable PN Sequence Generators
Programmable PN Sequence GeneratorsProgrammable PN Sequence Generators
Programmable PN Sequence GeneratorsRajesh Singh
 
Phase-locked Loops - Theory and Design
Phase-locked Loops - Theory and DesignPhase-locked Loops - Theory and Design
Phase-locked Loops - Theory and DesignSimen Li
 
Circuit Network Analysis - [Chapter2] Sinusoidal Steady-state Analysis
Circuit Network Analysis - [Chapter2] Sinusoidal Steady-state AnalysisCircuit Network Analysis - [Chapter2] Sinusoidal Steady-state Analysis
Circuit Network Analysis - [Chapter2] Sinusoidal Steady-state AnalysisSimen Li
 
ECET 345 Exceptional Education / snaptutorial.com
ECET 345 Exceptional Education / snaptutorial.comECET 345 Exceptional Education / snaptutorial.com
ECET 345 Exceptional Education / snaptutorial.comdonaldzs109
 
Ecet 345 Enthusiastic Study / snaptutorial.com
Ecet 345 Enthusiastic Study / snaptutorial.comEcet 345 Enthusiastic Study / snaptutorial.com
Ecet 345 Enthusiastic Study / snaptutorial.comStephenson34
 
FPGA Implementation of Large Area Efficient and Low Power Geortzel Algorithm ...
FPGA Implementation of Large Area Efficient and Low Power Geortzel Algorithm ...FPGA Implementation of Large Area Efficient and Low Power Geortzel Algorithm ...
FPGA Implementation of Large Area Efficient and Low Power Geortzel Algorithm ...IDES Editor
 
Multiband Transceivers - [Chapter 2] Noises and Linearities
Multiband Transceivers - [Chapter 2]  Noises and LinearitiesMultiband Transceivers - [Chapter 2]  Noises and Linearities
Multiband Transceivers - [Chapter 2] Noises and LinearitiesSimen Li
 
A Simple Design to Mitigate Problems of Conventional Digital Phase Locked Loop
A Simple Design to Mitigate Problems of Conventional Digital Phase Locked LoopA Simple Design to Mitigate Problems of Conventional Digital Phase Locked Loop
A Simple Design to Mitigate Problems of Conventional Digital Phase Locked LoopCSCJournals
 
RF Module Design - [Chapter 6] Power Amplifier
RF Module Design - [Chapter 6]  Power AmplifierRF Module Design - [Chapter 6]  Power Amplifier
RF Module Design - [Chapter 6] Power AmplifierSimen Li
 
RF Module Design - [Chapter 4] Transceiver Architecture
RF Module Design - [Chapter 4] Transceiver ArchitectureRF Module Design - [Chapter 4] Transceiver Architecture
RF Module Design - [Chapter 4] Transceiver ArchitectureSimen Li
 
DSP_FOEHU - Lec 11 - IIR Filter Design
DSP_FOEHU - Lec 11 - IIR Filter DesignDSP_FOEHU - Lec 11 - IIR Filter Design
DSP_FOEHU - Lec 11 - IIR Filter DesignAmr E. Mohamed
 
Data converter modelingの参考資料1
Data converter modelingの参考資料1Data converter modelingの参考資料1
Data converter modelingの参考資料1Tsuyoshi Horigome
 
92d 160213100731
92d 16021310073192d 160213100731
92d 160213100731Nasir Uddin
 
DickeyS_presentation_2015_3_26_2_1
DickeyS_presentation_2015_3_26_2_1DickeyS_presentation_2015_3_26_2_1
DickeyS_presentation_2015_3_26_2_1Sergey Dickey
 
Multiband Transceivers - [Chapter 4] Design Parameters of Wireless Radios
Multiband Transceivers - [Chapter 4] Design Parameters of Wireless RadiosMultiband Transceivers - [Chapter 4] Design Parameters of Wireless Radios
Multiband Transceivers - [Chapter 4] Design Parameters of Wireless RadiosSimen Li
 

What's hot (18)

DSP_FOEHU - Lec 10 - FIR Filter Design
DSP_FOEHU - Lec 10 - FIR Filter DesignDSP_FOEHU - Lec 10 - FIR Filter Design
DSP_FOEHU - Lec 10 - FIR Filter Design
 
RF Module Design - [Chapter 5] Low Noise Amplifier
RF Module Design - [Chapter 5]  Low Noise AmplifierRF Module Design - [Chapter 5]  Low Noise Amplifier
RF Module Design - [Chapter 5] Low Noise Amplifier
 
Programmable PN Sequence Generators
Programmable PN Sequence GeneratorsProgrammable PN Sequence Generators
Programmable PN Sequence Generators
 
Phase-locked Loops - Theory and Design
Phase-locked Loops - Theory and DesignPhase-locked Loops - Theory and Design
Phase-locked Loops - Theory and Design
 
Circuit Network Analysis - [Chapter2] Sinusoidal Steady-state Analysis
Circuit Network Analysis - [Chapter2] Sinusoidal Steady-state AnalysisCircuit Network Analysis - [Chapter2] Sinusoidal Steady-state Analysis
Circuit Network Analysis - [Chapter2] Sinusoidal Steady-state Analysis
 
ECET 345 Exceptional Education / snaptutorial.com
ECET 345 Exceptional Education / snaptutorial.comECET 345 Exceptional Education / snaptutorial.com
ECET 345 Exceptional Education / snaptutorial.com
 
Ecet 345 Enthusiastic Study / snaptutorial.com
Ecet 345 Enthusiastic Study / snaptutorial.comEcet 345 Enthusiastic Study / snaptutorial.com
Ecet 345 Enthusiastic Study / snaptutorial.com
 
FPGA Implementation of Large Area Efficient and Low Power Geortzel Algorithm ...
FPGA Implementation of Large Area Efficient and Low Power Geortzel Algorithm ...FPGA Implementation of Large Area Efficient and Low Power Geortzel Algorithm ...
FPGA Implementation of Large Area Efficient and Low Power Geortzel Algorithm ...
 
Multiband Transceivers - [Chapter 2] Noises and Linearities
Multiband Transceivers - [Chapter 2]  Noises and LinearitiesMultiband Transceivers - [Chapter 2]  Noises and Linearities
Multiband Transceivers - [Chapter 2] Noises and Linearities
 
A Simple Design to Mitigate Problems of Conventional Digital Phase Locked Loop
A Simple Design to Mitigate Problems of Conventional Digital Phase Locked LoopA Simple Design to Mitigate Problems of Conventional Digital Phase Locked Loop
A Simple Design to Mitigate Problems of Conventional Digital Phase Locked Loop
 
RF Module Design - [Chapter 6] Power Amplifier
RF Module Design - [Chapter 6]  Power AmplifierRF Module Design - [Chapter 6]  Power Amplifier
RF Module Design - [Chapter 6] Power Amplifier
 
RF Module Design - [Chapter 4] Transceiver Architecture
RF Module Design - [Chapter 4] Transceiver ArchitectureRF Module Design - [Chapter 4] Transceiver Architecture
RF Module Design - [Chapter 4] Transceiver Architecture
 
Pll Basic Linkedin2
Pll Basic Linkedin2Pll Basic Linkedin2
Pll Basic Linkedin2
 
DSP_FOEHU - Lec 11 - IIR Filter Design
DSP_FOEHU - Lec 11 - IIR Filter DesignDSP_FOEHU - Lec 11 - IIR Filter Design
DSP_FOEHU - Lec 11 - IIR Filter Design
 
Data converter modelingの参考資料1
Data converter modelingの参考資料1Data converter modelingの参考資料1
Data converter modelingの参考資料1
 
92d 160213100731
92d 16021310073192d 160213100731
92d 160213100731
 
DickeyS_presentation_2015_3_26_2_1
DickeyS_presentation_2015_3_26_2_1DickeyS_presentation_2015_3_26_2_1
DickeyS_presentation_2015_3_26_2_1
 
Multiband Transceivers - [Chapter 4] Design Parameters of Wireless Radios
Multiband Transceivers - [Chapter 4] Design Parameters of Wireless RadiosMultiband Transceivers - [Chapter 4] Design Parameters of Wireless Radios
Multiband Transceivers - [Chapter 4] Design Parameters of Wireless Radios
 

Viewers also liked

Sandra cárdenas actividad1_2_mapac
Sandra cárdenas actividad1_2_mapacSandra cárdenas actividad1_2_mapac
Sandra cárdenas actividad1_2_mapacSandra Cruz
 
New Range of Sturgo industrial ladders by Backsafe Australia
New Range of Sturgo industrial ladders by Backsafe AustraliaNew Range of Sturgo industrial ladders by Backsafe Australia
New Range of Sturgo industrial ladders by Backsafe AustraliaParvesh Sareen
 
Internacional privadopdf
Internacional privadopdfInternacional privadopdf
Internacional privadopdfGloria Bautista
 
Ringkasan PPPM PJPK T1 2015
Ringkasan PPPM PJPK  T1 2015Ringkasan PPPM PJPK  T1 2015
Ringkasan PPPM PJPK T1 2015Masaliah Abidin
 
Real estate 2013
Real estate 2013Real estate 2013
Real estate 2013Probal Das
 
Asnani ramlie
Asnani ramlieAsnani ramlie
Asnani ramlieUmi Nanie
 
межгрупповые отношения
межгрупповые отношениямежгрупповые отношения
межгрупповые отношенияMary KoySin
 
Metodos cualitativos y de vogel
Metodos cualitativos y de vogelMetodos cualitativos y de vogel
Metodos cualitativos y de vogeledwinort24
 

Viewers also liked (8)

Sandra cárdenas actividad1_2_mapac
Sandra cárdenas actividad1_2_mapacSandra cárdenas actividad1_2_mapac
Sandra cárdenas actividad1_2_mapac
 
New Range of Sturgo industrial ladders by Backsafe Australia
New Range of Sturgo industrial ladders by Backsafe AustraliaNew Range of Sturgo industrial ladders by Backsafe Australia
New Range of Sturgo industrial ladders by Backsafe Australia
 
Internacional privadopdf
Internacional privadopdfInternacional privadopdf
Internacional privadopdf
 
Ringkasan PPPM PJPK T1 2015
Ringkasan PPPM PJPK  T1 2015Ringkasan PPPM PJPK  T1 2015
Ringkasan PPPM PJPK T1 2015
 
Real estate 2013
Real estate 2013Real estate 2013
Real estate 2013
 
Asnani ramlie
Asnani ramlieAsnani ramlie
Asnani ramlie
 
межгрупповые отношения
межгрупповые отношениямежгрупповые отношения
межгрупповые отношения
 
Metodos cualitativos y de vogel
Metodos cualitativos y de vogelMetodos cualitativos y de vogel
Metodos cualitativos y de vogel
 

Similar to St

Oscilloscope Lab
Oscilloscope LabOscilloscope Lab
Oscilloscope Labcyberns_
 
Ecet 345 Massive Success / snaptutorial.com
Ecet 345 Massive Success / snaptutorial.comEcet 345 Massive Success / snaptutorial.com
Ecet 345 Massive Success / snaptutorial.comHarrisGeorgx
 
Ecet 345 Success Begins / snaptutorial.com
Ecet 345  Success Begins / snaptutorial.comEcet 345  Success Begins / snaptutorial.com
Ecet 345 Success Begins / snaptutorial.comWilliamsTaylorzl
 
Adc lab
Adc labAdc lab
Adc labxyxz
 
SP_BEE2143_C1.pptx
SP_BEE2143_C1.pptxSP_BEE2143_C1.pptx
SP_BEE2143_C1.pptxIffahSkmd
 
Frequency and Power Estimator for Digital Receivers in Doppler Shift Environm...
Frequency and Power Estimator for Digital Receivers in Doppler Shift Environm...Frequency and Power Estimator for Digital Receivers in Doppler Shift Environm...
Frequency and Power Estimator for Digital Receivers in Doppler Shift Environm...CSCJournals
 
tuned circuits
tuned circuitstuned circuits
tuned circuitsOmkar Rane
 
Exp. no. 4 setb118 Analog electronics
Exp. no. 4  setb118  Analog electronicsExp. no. 4  setb118  Analog electronics
Exp. no. 4 setb118 Analog electronicsOmkar Rane
 
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...Design and implementation of pll frequency synthesizer using pe3336 ic for ir...
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...elelijjournal
 
A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Os...
A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Os...A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Os...
A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Os...CSCJournals
 
CHƯƠNG 2 KỸ THUẬT TRUYỀN DẪN SỐ - THONG TIN SỐ
CHƯƠNG 2 KỸ THUẬT TRUYỀN DẪN SỐ - THONG TIN SỐCHƯƠNG 2 KỸ THUẬT TRUYỀN DẪN SỐ - THONG TIN SỐ
CHƯƠNG 2 KỸ THUẬT TRUYỀN DẪN SỐ - THONG TIN SỐlykhnh386525
 
Design and Analysis of Active Bandpass Filter
Design and Analysis of Active Bandpass FilterDesign and Analysis of Active Bandpass Filter
Design and Analysis of Active Bandpass FilterKyla Marino
 
Project_Kaveh & Mohammad
Project_Kaveh & MohammadProject_Kaveh & Mohammad
Project_Kaveh & MohammadKaveh Dehno
 
ECET 345 Entire Course NEW
ECET 345 Entire Course NEWECET 345 Entire Course NEW
ECET 345 Entire Course NEWshyamuopfive
 

Similar to St (20)

Oscilloscope Lab
Oscilloscope LabOscilloscope Lab
Oscilloscope Lab
 
Ecet 345 Massive Success / snaptutorial.com
Ecet 345 Massive Success / snaptutorial.comEcet 345 Massive Success / snaptutorial.com
Ecet 345 Massive Success / snaptutorial.com
 
Ecet 345 Success Begins / snaptutorial.com
Ecet 345  Success Begins / snaptutorial.comEcet 345  Success Begins / snaptutorial.com
Ecet 345 Success Begins / snaptutorial.com
 
Adc lab
Adc labAdc lab
Adc lab
 
SP_BEE2143_C1.pptx
SP_BEE2143_C1.pptxSP_BEE2143_C1.pptx
SP_BEE2143_C1.pptx
 
Frequency and Power Estimator for Digital Receivers in Doppler Shift Environm...
Frequency and Power Estimator for Digital Receivers in Doppler Shift Environm...Frequency and Power Estimator for Digital Receivers in Doppler Shift Environm...
Frequency and Power Estimator for Digital Receivers in Doppler Shift Environm...
 
Chapter 10- Synchronisation.ppt
Chapter 10- Synchronisation.pptChapter 10- Synchronisation.ppt
Chapter 10- Synchronisation.ppt
 
tuned circuits
tuned circuitstuned circuits
tuned circuits
 
Exp. no. 4 setb118 Analog electronics
Exp. no. 4  setb118  Analog electronicsExp. no. 4  setb118  Analog electronics
Exp. no. 4 setb118 Analog electronics
 
Sampling.pptx
Sampling.pptxSampling.pptx
Sampling.pptx
 
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...Design and implementation of pll frequency synthesizer using pe3336 ic for ir...
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...
 
A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Os...
A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Os...A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Os...
A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Os...
 
CHƯƠNG 2 KỸ THUẬT TRUYỀN DẪN SỐ - THONG TIN SỐ
CHƯƠNG 2 KỸ THUẬT TRUYỀN DẪN SỐ - THONG TIN SỐCHƯƠNG 2 KỸ THUẬT TRUYỀN DẪN SỐ - THONG TIN SỐ
CHƯƠNG 2 KỸ THUẬT TRUYỀN DẪN SỐ - THONG TIN SỐ
 
Lecture 18 (5)
Lecture 18 (5)Lecture 18 (5)
Lecture 18 (5)
 
Design and Analysis of Active Bandpass Filter
Design and Analysis of Active Bandpass FilterDesign and Analysis of Active Bandpass Filter
Design and Analysis of Active Bandpass Filter
 
Project_Kaveh & Mohammad
Project_Kaveh & MohammadProject_Kaveh & Mohammad
Project_Kaveh & Mohammad
 
blah
blahblah
blah
 
sampling-alising.pdf
sampling-alising.pdfsampling-alising.pdf
sampling-alising.pdf
 
Pdc lab manualnew
Pdc lab manualnewPdc lab manualnew
Pdc lab manualnew
 
ECET 345 Entire Course NEW
ECET 345 Entire Course NEWECET 345 Entire Course NEW
ECET 345 Entire Course NEW
 

St

  • 1. Sampling Theorem 1 Objective This lab is designed to give you insight into the concepts of signal bandwidth and sampling theorem. 2 Pre-Lab Before you go to the lab, read this handout entirely and study the circuit diagrams. When building your circuits, be aware of the following guidelines: • Build your circuits as neatly as possible. • Label the inputs and outputs of each functional unit. This makes measurements and troubleshooting much easier. • Learn to think in the frequency domain. This is probably one of the first classes you have had in which a large amount of the analysis is done in the frequency domain. Try to get a feel for the meaning of the information on the TDS 7104 oscilloscope. 3 Procedure 3.1 Circuit Setup Set up the circuit as shown in Figure 1. X is an input signal from AFG310. The clock Clk is chosen to be a 50 kHz pulse wave with 16 Vpp and 0 V offset. Set the duty cycle to be around 10%. Use PULS(E) as the function in AFG310 and set the duty cycle by pressing SHIFT and FUNC. The DC power supplies for both the ICs (MC14066 and 741) should be +8 V and −8 V. Figure 1: Sampling Circuit 1
  • 2. Figure 2: Low Pass Filter Circuit 3.2 Measurements Use only TDS7104 oscilloscope to make both the time domain measurements and the frequency domain measurements. Connect the output Y of the switch in Figure 1 to the input of the low pass filter circuit shown in Figure 2. Measure and record the time waveforms and magnitude spectra at each of the following points; have a 455 TA stamp these measurements, 1. X, 2. Y, and 3. Output of the Low Pass Filter. Do this for the following Input Signals, 1. 1 kHz sine, 2. 40 kHz sine, 3. 1 kHz triangle, and 4. 40 kHz triangle. 4 Lab Deliverables (75 pts.) Aliasing should be evident for 40 kHz signals in plots. 4 Time Plots (Sampling) Time domain plots of sampled 1 kHz and 40 kHz, sine and triangle input signals. Each plot should have both input and sampled signal. 4 Spectrum Plots (Sampling) Magnitude spectrum plots of sampled 1 kHz and 40 kHz, sine and triangle input signals. 4 Time Plots (Reconstruction) Time domain plots of sampled and reconstructed 1 kHz and 40 kHz, sine and triangle input signals. Each plot should have input, sampled and reconstructed signal. 4 Spectrum Plots (Reconstruction) Magnitude spectrum plots of reconstructed 1 kHz and 40 kHz sine and triangle input signals from sampled signals. 2
  • 3. 5 Discussion Questions (25 pts.) In the discussion section of your report, answer the following questions: 1. (5 pts.) How well could you recover the original input signals from the switch output? Was the sampling frequency adequate for the input signals? Explain. 2. (5 pts.) Did you observe aliasing? Explain how you can identify whether a signal is being aliased. 3. (5 pts.) How did the cut-off frequency of the filter affect the output waveforms? Why did we use a low pass filter for the signal reconstruction from samples? Explain. 4. (5 pts.) Explain how you will determine bandwidth of the input signals from the amplitude spectrum. 5. (5 pts.) Rank the four input signals in the order of increasing bandwidth. Explain your reasoning. 3