SlideShare a Scribd company logo
1 of 3
Dear students get fully solved assignments 
Send your semester & Specialization name to our mail id : 
“ help.mbaassignments@gmail.com ” 
or 
Call us at : 08263069601 
ASSIGNMENT 
PROGRAM BCA 
SEMESTER 1 
SUBJECT CODE & NAME BCA1040/IMC1040- DIGITAL LOGIC 
CREDIT 4 
BK ID B0948 
MAX.MARKS 60 
Note: Answer all questions. Kindly note that answers for 10 marks questions should be approximately 
of 400 words. Each question is followed by evaluation scheme. 
1. Convert the following: 
(i)(0100 1111 1011 0010)2 to octal number and decimal number. 
Answer: - Binary to Octal Conversion:- 
The Octal 
ii) (6704)8 to decimal and binary number. 
Answer: - The binary representation of 
2 Construct the following gates using NOR gates.
Answer:- (a)XOR: - An XOR gate is constructed similarly to an OR gate, except with an additional NAND 
gate inserted such that if both inputs are high, the inputs to the final NAND gate will also be high, and 
the output will be low 
3 Simplify the following truth table using k-map and find the reduced function f(x,y,z). 
X y z f(x,y,z) 
0 0 0 1 
0 0 1 1 
0 1 0 1 
0 1 1 1 
1 0 0 0 
1 0 1 0 
1 1 0 1 
1 1 1 1 
Answer: - A Karnaugh map is an array containing 2k cells where k is the number of variables in the DNF 
expression to be minimized. Each cell of the Karnaugh map corresponds to one row of the truth table, 
or one assignment of truth values to the variables of the expression. 
K-maps is an alternate approach to representing Boolean functions. 
 K-map representation can be used to 
 
 
4. Draw the truth table of full adder and implement it using the logic gates. 
Answer: - Full adder:- This type of adder is a little more difficult to implement than a half -adder. The 
main difference between a half-adder and a full-adder is that the full-adder has three inputs and two 
outputs. The first two inputs are A and B and the third input i s an input carry designated as CIN. When a 
full adder logic is designed we will be able to string eight of them together to create a byte-wide adder 
and cascade the carry bit from one adder to the next.
Q.5 What are sequential circuits? Explain differences between sequential circuits and combinational 
circuits. 
Answer:-Sequential circuits:- In digital circuit theory, sequential logic is a type of logic circuit whose 
output depends not only on the present value of its input signals but on the past history of its inputs. 
This is in contrast to combinational logic, whose output is a function of only the present input. That is, 
sequential logic has state (memory) while combinational logic does not. Or, in other words, sequential 
logic is combinational logic with memory. 
Sequential logic is used to construct finite state machines 
Q.6 What are shift registers? Explain serial in serial out shift register. 
Answer: - A shift register is a cascade of flip flops, sharing the same clock, in which the output of each 
flip-flop is connected to the "data" input of the next flip-flop in the chain, resulting in a circuit that shifts 
by one position the "bit array" stored in it, shifting in the data present at its input and shifting out the 
last bit in the array, at each transition of the clock input. More generally, a shift register may be 
multidimensional, such that its "data in" and stage outputs are themselves bit arrays: this is 
implemented simply by running several shift 
Dear students get fully solved assignments 
Send your semester & Specialization name to our mail id : 
“ help.mbaassignments@gmail.com ” 
or 
Call us at : 08263069601

More Related Content

What's hot

A low power adder using reversible logic gates
A low power adder using reversible logic gatesA low power adder using reversible logic gates
A low power adder using reversible logic gateseSAT Publishing House
 
Ec2203 digital electronics questions anna university by www.annaunivedu.org
Ec2203 digital electronics questions anna university by www.annaunivedu.orgEc2203 digital electronics questions anna university by www.annaunivedu.org
Ec2203 digital electronics questions anna university by www.annaunivedu.organnaunivedu
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1Supanna Shirguppe
 
The dag representation of basic blocks
The dag representation of basic blocksThe dag representation of basic blocks
The dag representation of basic blocksShabeen Taj
 
Optimization of basic blocks
Optimization of basic blocksOptimization of basic blocks
Optimization of basic blocksishwarya516
 
Directed Acyclic Graph Representation of basic blocks
Directed Acyclic Graph Representation of basic blocksDirected Acyclic Graph Representation of basic blocks
Directed Acyclic Graph Representation of basic blocksMohammad Vaseem Akaram
 
Dd 160506122947-160630175555-160701121726
Dd 160506122947-160630175555-160701121726Dd 160506122947-160630175555-160701121726
Dd 160506122947-160630175555-160701121726marangburu42
 
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERSOPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERSUday Prakash
 
Programmable Logic Array(PLA), digital circuits
Programmable Logic Array(PLA), digital circuits Programmable Logic Array(PLA), digital circuits
Programmable Logic Array(PLA), digital circuits warda aziz
 
FPGA based BCH Decoder
FPGA based BCH DecoderFPGA based BCH Decoder
FPGA based BCH Decoderijsrd.com
 
An ElGamal Encryption Scheme of Adjacency Matrix and Finite Machines
An ElGamal Encryption Scheme of Adjacency Matrix and Finite MachinesAn ElGamal Encryption Scheme of Adjacency Matrix and Finite Machines
An ElGamal Encryption Scheme of Adjacency Matrix and Finite MachinesComputer Science Journals
 
Low cost reversible signed comparator
Low cost reversible signed comparatorLow cost reversible signed comparator
Low cost reversible signed comparatorVLSICS Design
 
A NEW DESIGN TECHNIQUE OF REVERSIBLE BCD ADDER BASED ON NMOS WITH PASS TRANSI...
A NEW DESIGN TECHNIQUE OF REVERSIBLE BCD ADDER BASED ON NMOS WITH PASS TRANSI...A NEW DESIGN TECHNIQUE OF REVERSIBLE BCD ADDER BASED ON NMOS WITH PASS TRANSI...
A NEW DESIGN TECHNIQUE OF REVERSIBLE BCD ADDER BASED ON NMOS WITH PASS TRANSI...VLSICS Design
 
vedic mathematics based MAC unit
vedic mathematics based MAC unitvedic mathematics based MAC unit
vedic mathematics based MAC unitNavya Shree
 
Design and Implementation A different Architectures of mixcolumn in FPGA
Design and Implementation A different Architectures of mixcolumn in FPGADesign and Implementation A different Architectures of mixcolumn in FPGA
Design and Implementation A different Architectures of mixcolumn in FPGAVLSICS Design
 
Design of High speed Low Power Reversible Vedic multiplier and Reversible Div...
Design of High speed Low Power Reversible Vedic multiplier and Reversible Div...Design of High speed Low Power Reversible Vedic multiplier and Reversible Div...
Design of High speed Low Power Reversible Vedic multiplier and Reversible Div...IJERA Editor
 

What's hot (19)

A low power adder using reversible logic gates
A low power adder using reversible logic gatesA low power adder using reversible logic gates
A low power adder using reversible logic gates
 
Reversible Logic Gate
Reversible Logic GateReversible Logic Gate
Reversible Logic Gate
 
Ec2203 digital electronics questions anna university by www.annaunivedu.org
Ec2203 digital electronics questions anna university by www.annaunivedu.orgEc2203 digital electronics questions anna university by www.annaunivedu.org
Ec2203 digital electronics questions anna university by www.annaunivedu.org
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1
 
Reversible code converter
Reversible code converterReversible code converter
Reversible code converter
 
The dag representation of basic blocks
The dag representation of basic blocksThe dag representation of basic blocks
The dag representation of basic blocks
 
Optimization of basic blocks
Optimization of basic blocksOptimization of basic blocks
Optimization of basic blocks
 
Directed Acyclic Graph Representation of basic blocks
Directed Acyclic Graph Representation of basic blocksDirected Acyclic Graph Representation of basic blocks
Directed Acyclic Graph Representation of basic blocks
 
Dd 160506122947-160630175555-160701121726
Dd 160506122947-160630175555-160701121726Dd 160506122947-160630175555-160701121726
Dd 160506122947-160630175555-160701121726
 
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERSOPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
OPTIMIZED REVERSIBLE VEDIC MULTIPLIERS
 
Programmable Logic Array(PLA), digital circuits
Programmable Logic Array(PLA), digital circuits Programmable Logic Array(PLA), digital circuits
Programmable Logic Array(PLA), digital circuits
 
FPGA based BCH Decoder
FPGA based BCH DecoderFPGA based BCH Decoder
FPGA based BCH Decoder
 
An ElGamal Encryption Scheme of Adjacency Matrix and Finite Machines
An ElGamal Encryption Scheme of Adjacency Matrix and Finite MachinesAn ElGamal Encryption Scheme of Adjacency Matrix and Finite Machines
An ElGamal Encryption Scheme of Adjacency Matrix and Finite Machines
 
Low cost reversible signed comparator
Low cost reversible signed comparatorLow cost reversible signed comparator
Low cost reversible signed comparator
 
A NEW DESIGN TECHNIQUE OF REVERSIBLE BCD ADDER BASED ON NMOS WITH PASS TRANSI...
A NEW DESIGN TECHNIQUE OF REVERSIBLE BCD ADDER BASED ON NMOS WITH PASS TRANSI...A NEW DESIGN TECHNIQUE OF REVERSIBLE BCD ADDER BASED ON NMOS WITH PASS TRANSI...
A NEW DESIGN TECHNIQUE OF REVERSIBLE BCD ADDER BASED ON NMOS WITH PASS TRANSI...
 
vedic mathematics based MAC unit
vedic mathematics based MAC unitvedic mathematics based MAC unit
vedic mathematics based MAC unit
 
Design and Implementation A different Architectures of mixcolumn in FPGA
Design and Implementation A different Architectures of mixcolumn in FPGADesign and Implementation A different Architectures of mixcolumn in FPGA
Design and Implementation A different Architectures of mixcolumn in FPGA
 
Design of High speed Low Power Reversible Vedic multiplier and Reversible Div...
Design of High speed Low Power Reversible Vedic multiplier and Reversible Div...Design of High speed Low Power Reversible Vedic multiplier and Reversible Div...
Design of High speed Low Power Reversible Vedic multiplier and Reversible Div...
 
2 Lec10 2003
2 Lec10 20032 Lec10 2003
2 Lec10 2003
 

Similar to Bca1040 digital logic

Bt0064, logic design
Bt0064, logic designBt0064, logic design
Bt0064, logic designsmumbahelp
 
Bca1040 imc1040 digital logic
Bca1040 imc1040  digital logicBca1040 imc1040  digital logic
Bca1040 imc1040 digital logicsmumbahelp
 
Bt0064 logic design-de
Bt0064 logic design-deBt0064 logic design-de
Bt0064 logic design-desmumbahelp
 
Bt0064 logic design
Bt0064  logic designBt0064  logic design
Bt0064 logic designsmumbahelp
 
Bca1040 digital logic
Bca1040   digital logicBca1040   digital logic
Bca1040 digital logicsmumbahelp
 
Bca1040 digital logic
Bca1040   digital logicBca1040   digital logic
Bca1040 digital logicsmumbahelp
 
Bt0064 logic design-de
Bt0064 logic design-deBt0064 logic design-de
Bt0064 logic design-desmumbahelp
 
Bca1040 digital logic
Bca1040   digital logicBca1040   digital logic
Bca1040 digital logicsmumbahelp
 
Report-Implementation of Quantum Gates using Verilog
Report-Implementation of Quantum Gates using VerilogReport-Implementation of Quantum Gates using Verilog
Report-Implementation of Quantum Gates using VerilogShashank Kumar
 
Quantum Computing Notes Ver 1.2
Quantum Computing Notes Ver 1.2Quantum Computing Notes Ver 1.2
Quantum Computing Notes Ver 1.2Vijayananda Mohire
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates  by_amitIeee project reversible logic gates  by_amit
Ieee project reversible logic gates by_amitAmith Bhonsle
 
ECET 345 Entire Course NEW
ECET 345 Entire Course NEWECET 345 Entire Course NEW
ECET 345 Entire Course NEWshyamuopfive
 
A review on reversible logic gates and their implementation
A review on reversible logic gates and their implementationA review on reversible logic gates and their implementation
A review on reversible logic gates and their implementationDebraj Maji
 
Bt0064 logic design1
Bt0064 logic design1Bt0064 logic design1
Bt0064 logic design1Techglyphs
 
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic GatesA Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gatesijsrd.com
 
DSP IEEE paper
DSP IEEE paperDSP IEEE paper
DSP IEEE paperprreiya
 
04 Unit IV DTE.pptx
04 Unit IV DTE.pptx04 Unit IV DTE.pptx
04 Unit IV DTE.pptxHarsheye
 
Final Project Report
Final Project ReportFinal Project Report
Final Project ReportRiddhi Shah
 

Similar to Bca1040 digital logic (20)

Bt0064, logic design
Bt0064, logic designBt0064, logic design
Bt0064, logic design
 
Bca1040 imc1040 digital logic
Bca1040 imc1040  digital logicBca1040 imc1040  digital logic
Bca1040 imc1040 digital logic
 
Bt0064 logic design-de
Bt0064 logic design-deBt0064 logic design-de
Bt0064 logic design-de
 
Bt0064 logic design
Bt0064  logic designBt0064  logic design
Bt0064 logic design
 
Bca1040 digital logic
Bca1040   digital logicBca1040   digital logic
Bca1040 digital logic
 
Bca1040 digital logic
Bca1040   digital logicBca1040   digital logic
Bca1040 digital logic
 
Bt0064 logic design-de
Bt0064 logic design-deBt0064 logic design-de
Bt0064 logic design-de
 
Bca1040 digital logic
Bca1040   digital logicBca1040   digital logic
Bca1040 digital logic
 
Report-Implementation of Quantum Gates using Verilog
Report-Implementation of Quantum Gates using VerilogReport-Implementation of Quantum Gates using Verilog
Report-Implementation of Quantum Gates using Verilog
 
Quantum Computing Notes Ver 1.2
Quantum Computing Notes Ver 1.2Quantum Computing Notes Ver 1.2
Quantum Computing Notes Ver 1.2
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates  by_amitIeee project reversible logic gates  by_amit
Ieee project reversible logic gates by_amit
 
ECET 345 Entire Course NEW
ECET 345 Entire Course NEWECET 345 Entire Course NEW
ECET 345 Entire Course NEW
 
A review on reversible logic gates and their implementation
A review on reversible logic gates and their implementationA review on reversible logic gates and their implementation
A review on reversible logic gates and their implementation
 
Survey on Prefix adders
Survey on Prefix addersSurvey on Prefix adders
Survey on Prefix adders
 
Bt0064 logic design1
Bt0064 logic design1Bt0064 logic design1
Bt0064 logic design1
 
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic GatesA Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
A Novel Design of 4 Bit Johnson Counter Using Reversible Logic Gates
 
DSP IEEE paper
DSP IEEE paperDSP IEEE paper
DSP IEEE paper
 
04 Unit IV DTE.pptx
04 Unit IV DTE.pptx04 Unit IV DTE.pptx
04 Unit IV DTE.pptx
 
Final Project Report
Final Project ReportFinal Project Report
Final Project Report
 
Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
 

Bca1040 digital logic

  • 1. Dear students get fully solved assignments Send your semester & Specialization name to our mail id : “ help.mbaassignments@gmail.com ” or Call us at : 08263069601 ASSIGNMENT PROGRAM BCA SEMESTER 1 SUBJECT CODE & NAME BCA1040/IMC1040- DIGITAL LOGIC CREDIT 4 BK ID B0948 MAX.MARKS 60 Note: Answer all questions. Kindly note that answers for 10 marks questions should be approximately of 400 words. Each question is followed by evaluation scheme. 1. Convert the following: (i)(0100 1111 1011 0010)2 to octal number and decimal number. Answer: - Binary to Octal Conversion:- The Octal ii) (6704)8 to decimal and binary number. Answer: - The binary representation of 2 Construct the following gates using NOR gates.
  • 2. Answer:- (a)XOR: - An XOR gate is constructed similarly to an OR gate, except with an additional NAND gate inserted such that if both inputs are high, the inputs to the final NAND gate will also be high, and the output will be low 3 Simplify the following truth table using k-map and find the reduced function f(x,y,z). X y z f(x,y,z) 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 0 1 0 1 0 1 1 0 1 1 1 1 1 Answer: - A Karnaugh map is an array containing 2k cells where k is the number of variables in the DNF expression to be minimized. Each cell of the Karnaugh map corresponds to one row of the truth table, or one assignment of truth values to the variables of the expression. K-maps is an alternate approach to representing Boolean functions.  K-map representation can be used to   4. Draw the truth table of full adder and implement it using the logic gates. Answer: - Full adder:- This type of adder is a little more difficult to implement than a half -adder. The main difference between a half-adder and a full-adder is that the full-adder has three inputs and two outputs. The first two inputs are A and B and the third input i s an input carry designated as CIN. When a full adder logic is designed we will be able to string eight of them together to create a byte-wide adder and cascade the carry bit from one adder to the next.
  • 3. Q.5 What are sequential circuits? Explain differences between sequential circuits and combinational circuits. Answer:-Sequential circuits:- In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its inputs. This is in contrast to combinational logic, whose output is a function of only the present input. That is, sequential logic has state (memory) while combinational logic does not. Or, in other words, sequential logic is combinational logic with memory. Sequential logic is used to construct finite state machines Q.6 What are shift registers? Explain serial in serial out shift register. Answer: - A shift register is a cascade of flip flops, sharing the same clock, in which the output of each flip-flop is connected to the "data" input of the next flip-flop in the chain, resulting in a circuit that shifts by one position the "bit array" stored in it, shifting in the data present at its input and shifting out the last bit in the array, at each transition of the clock input. More generally, a shift register may be multidimensional, such that its "data in" and stage outputs are themselves bit arrays: this is implemented simply by running several shift Dear students get fully solved assignments Send your semester & Specialization name to our mail id : “ help.mbaassignments@gmail.com ” or Call us at : 08263069601