SlideShare a Scribd company logo
1 of 6
1
Roth Ch.1 Nts
Chp: Numbersystems and conversion(Roth)
Objectives:
 The difference between combinational and sequential circuits
 Convert whole numbers (includingnegative) and fractions from binary to (dec, oct, hex) and vice-versa.Arithmetic operations for
whole numbers and fractions in differentbases
 Add, subtract,multiply,and dividepositivebinary numbers. Explain theaddition and subtraction process in terms of carries and
borrows.
 Given a positiveinteger, fraction,or mixed number in any base (2 through 16); convert to any other base. Representation of
fractions in binary,hex and octal.
 Write negative binary numbers in sign and magnitude, 1’s complement, and 2’s complement forms. Add signed binary numbers
using1’s complement and 2’s complement arithmetic. Justify the methods used. State when an overflow occurs.
 Represent a decimal number in binary-coded-decimal (BCD), 6-3-1-1,code, excess-3 code, etc.
 Does or doesn’t the grouping in terms of 3 or 4 (for Octal and Hexadecimal),work after the dot for fractions in base8 and base16
systems. Does grouping (for octal and hex) and power series expansion work after the fraction pointtoo? Whether the grouping
should begin after the decimal or from the extreme RHS (Interpret followinglinefromRoth: Why should you start forming the
groups of four bits at the binary point instead of the left end of the number?).

 (b) State two different ways of forming the 1’s complement of an n-bitbinary number.
 (c) State three different ways of forming the 2’s complement of an n-bitbinary number.
 (d) If the word length is n = 4 bits (includingsign),what decimal number does 10002 represent in sign and magnitude?
 In 2’s complement?
 In 1’s complement?
 (f) If the word length is 6 bits (includingsign),whatdecimal number does
 1000002 represent in sign and magnitude?
 In 2’s complement?
 In 1’s complement?
 (g) What is meant by an overflow? How can you tell that an overflow has occurred when performing 1’s or 2’s complement
addition? Does a carry out of the lastbitposition indicatethatan overflow has occurred?
 What is the justification for usingthe end-around carry in 1’s complement addition?
 (j) The one thing that causes the most trouble with 2’s complement numbers is the special caseof the negative number which
consists of a 1 followed by all 0’s (1000 .. . 000). If this number is n bits long, what number does itrepresent
 and why? (It is not negative zero.)
 (d) How are the ASCII codes for the decimal digits obtained? Whatis the relation between the ASCII codes for the capital letters and
lowercaseletters?
2
Roth Ch.1 Nts
Digital Systems and Switching Circuits
The design of digital systems may be divided roughly into three parts—systemdesign, logic design,and circuitdesign.System design involves
breakingthe overall systeminto subsystems and specifyingthe characteristicsof each subsystem. For example, the system des ign of a digital
computer could involvespecifyingthe number and type of memory units,arithmetic units, and input-output devices as well as the
interconnection and control of these subsystems.Logic design involves determininghow to interconnect basic logicbuildingblocksto
perform a specific function.An example of logic design is determiningthe interconnection of logic gates and flip-flops required to perform
binary addition.Circuitdesign involves specifyingtheinterconnection of specific components such as resistors,diodes,and transistorsto
form a gate, flip-flop,or other logic buildingblock.Mostcontemporary circuitdesign is donein integrated circuitformusingappropriate
computer-aided design tools to lay out and interconnect the components on a chip of silicon.This book is largely devoted to a study o f logic
design and the theory necessary for understandingthe logic design process.
Many of a digital system’s subsystems take the form of a switchingcircuit(Figure1-1). A switchingcircuithas oneor more inputs and one or
more outputs which take on discretevalues.In this text, we will study two types of switchingcircuits—combinational and sequential.In a
combinational circuit,the output values depend only on the present valueof the inputs and not on pastvalues.In a sequenti al circuit,the
outputs depend on both the present and pastinput values.In other words, in order to determine the output of a sequential circuit,a
sequence of input values mustbe specified.The sequential circuitis said to havememory because itmust “remember” something about the
pastsequence of inputs,whilea combinational circuithas no memory. In general, a sequential circuitis composed of a combi national circuit
with added memory elements. Combinational circuits areeasier to design than sequential circuits and will bestudied first.
The basic buildingblocksused to construct combinational circuitsarelogic gates.The logic designer must determine how to interconnect
these gates in order to convert the circuitinputsignals into thedesired output signals. Therelationship between these inputand output
signalscan bedescribed mathematically usingBoolean algebra.In order to design an economical circuitto realizethese output functions,the
logic equations which describethe circuitoutputs generally must be simplified.Algebraic methods for this simplification aredescribed in Unit
3, and other simplification methods (Karnaugh map and Quine-McCluskey procedure) aredescribed later.
The basic memory elements used in the design of sequential circuitsare called flip-flops(Unit11).These flip-flopscan beinterconnected
with gates to form counters and registers (Unit 12). Analysis of more general sequential circuits usingtimingdiagrams,statetables,and
graphs is presented in Unit 13. The firststep in designinga sequential switchingcircuitis to constructa state table or graph which describes
the relationship between the inputand output sequences (Unit 14). Methods for goingfrom a state table or graph to a circuit of gates and
flip-flops aredeveloped in Unit 15.
In Unit 18, combinational and sequential design techniques areapplied to the realization of systems for performing binary ad dition,
multiplication,and division.The sequential circuits designed in this text are called synchronous sequential circuits becausethey use a
common timing signal,called a clock,to synchronizethe operation of the memory elements.
The switchingdevices used in digital systems aregenerally two-state devices, that is,the output can assumeonly two different discrete
values.Examples of switchingdevices arerelays,diodes,and transistors.Arelay can assumetwo states —closed or open—depending on
whether power is applied to the coil or not. A diode can be in a conductingstate or a nonconductingstate. A transistor can bein a cut-off or
saturated state with a correspondinghigh or low output voltage. Of course, transistorscan also beoperated as linear amplifierswith a
continuous rangeof output voltages,but in digital applicationsgreater reliability is obta ined by operatingthem as two-state devices.
Because the outputs of most switchingdevices assumeonly two different values,itis natural to use binary numbers internall y in digital
systems.
--------------------------------------------
Number System and Conversion:
 Conversion from any baseto decimal: Justdo the power series expansion (in base10 arithmetic)
 Conversion from decimal to any base: Convert the power series expansion of the number as follows (though this approach is a
headache, given you have to do the math in that base. Note that you convert the tens to the target base):
14710=1 x (1010)2 + (100) x (1010)1 + (111) x (1010)0 (This is base2,below is base3, 101 being 10 in base3)
14710=1 x (101)2 + (11) x (101)1 + (21) x (101)0
 Conversion of a decimal fraction to baseR can be done usingsuccessivemultiplications by R.This process is continued until we have
obtained a sufficientnumber of digits.Note that the integer partobtained at each step is one of the desired digits and the most
significantdigitisobtained first.
3
Roth Ch.1 Nts
Conversion between two bases other than decimal can be done directly by usingthe procedures given; however, the arithmetic
operations would have to be carried out usinga baseother than 10. It is generally easier to convert to decimal firstand then
convert the decimal number to the new base.
Binary Arithmetic
4
Roth Ch.1 Nts
 Note: In above, “borrow propagates”means that if you need to subtractfrom the firstcolumn (from right),and the borrow has to
be from the 6th column (with everything in between being zeroes), then the 5th to 2nd column tops will have1s as well due to
propagation.Try subtracting1 from 10000 to see what is meant.
 Note: In binary multiplication, notethat each partial productis either the multiplicand (1101) shifted over the appropriatenumber
of places or is zero.
RepresentationofNegative Numbers:
 An N-bit ones' complement numeral system can only represent integers in the range −(2N−1
−1) to 2N−1
−1 w hile tw o's complement can express
−2N−1
to 2N−1
−1.
5
Roth Ch.1 Nts
6
Roth Ch.1 Nts
 A general rule for detecting overflow when addingtwo n-bit signed binary numbers (1’s or 2’s complement) to get an n-bitsum is:
An overflow occurs if addingtwo positivenumbers gives a negative answer or if addingtwo negative numbers gives a positive
answer.
Binary Codes:

More Related Content

What's hot

Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...IOSR Journals
 
Reed_Solomon_Implementation
Reed_Solomon_ImplementationReed_Solomon_Implementation
Reed_Solomon_Implementationramya c b
 
EFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEM
EFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEMEFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEM
EFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEMelelijjournal
 
Specialized indexing for NoSQL Databases like Accumulo and HBase
Specialized indexing for NoSQL Databases like Accumulo and HBaseSpecialized indexing for NoSQL Databases like Accumulo and HBase
Specialized indexing for NoSQL Databases like Accumulo and HBaseJim Klucar
 
Multiplication of two 3 d sparse matrices using 1d arrays and linked lists
Multiplication of two 3 d sparse matrices using 1d arrays and linked listsMultiplication of two 3 d sparse matrices using 1d arrays and linked lists
Multiplication of two 3 d sparse matrices using 1d arrays and linked listsDr Sandeep Kumar Poonia
 
Low Power Implementation of Booth’s Multiplier using Reversible Gates
Low Power Implementation of Booth’s Multiplier using Reversible GatesLow Power Implementation of Booth’s Multiplier using Reversible Gates
Low Power Implementation of Booth’s Multiplier using Reversible GatesIJMTST Journal
 
Bca1040 imc1040 digital logic
Bca1040 imc1040  digital logicBca1040 imc1040  digital logic
Bca1040 imc1040 digital logicsmumbahelp
 
Lec 05 - Combinational Logic
Lec 05 - Combinational LogicLec 05 - Combinational Logic
Lec 05 - Combinational LogicVajira Thambawita
 
Bt0064, logic design
Bt0064, logic designBt0064, logic design
Bt0064, logic designsmumbahelp
 
Synthesized report on the comparison of lut and splitting method for decrypti...
Synthesized report on the comparison of lut and splitting method for decrypti...Synthesized report on the comparison of lut and splitting method for decrypti...
Synthesized report on the comparison of lut and splitting method for decrypti...eSAT Journals
 
Cs6402 design and analysis of algorithms may june 2016 answer key
Cs6402 design and analysis of algorithms may june 2016 answer keyCs6402 design and analysis of algorithms may june 2016 answer key
Cs6402 design and analysis of algorithms may june 2016 answer keyappasami
 
Design of Multiplexers, Decoder and a Full Subtractor using Reversible Gates
Design of Multiplexers, Decoder and a Full Subtractor using Reversible GatesDesign of Multiplexers, Decoder and a Full Subtractor using Reversible Gates
Design of Multiplexers, Decoder and a Full Subtractor using Reversible GatesIJLT EMAS
 
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGICFULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGICBUKYABALAJI
 

What's hot (20)

Combinational Logic Circuits
Combinational Logic CircuitsCombinational Logic Circuits
Combinational Logic Circuits
 
Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...Design and Implementation of High Speed Area Efficient Double Precision Float...
Design and Implementation of High Speed Area Efficient Double Precision Float...
 
Reed_Solomon_Implementation
Reed_Solomon_ImplementationReed_Solomon_Implementation
Reed_Solomon_Implementation
 
EFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEM
EFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEMEFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEM
EFFICIENT MULTIPLIERS FOR 1-OUT-OF-3 BINARY SIGNED-DIGIT NUMBER SYSTEM
 
Network Security CS3-4
Network Security CS3-4 Network Security CS3-4
Network Security CS3-4
 
Specialized indexing for NoSQL Databases like Accumulo and HBase
Specialized indexing for NoSQL Databases like Accumulo and HBaseSpecialized indexing for NoSQL Databases like Accumulo and HBase
Specialized indexing for NoSQL Databases like Accumulo and HBase
 
Multiplication of two 3 d sparse matrices using 1d arrays and linked lists
Multiplication of two 3 d sparse matrices using 1d arrays and linked listsMultiplication of two 3 d sparse matrices using 1d arrays and linked lists
Multiplication of two 3 d sparse matrices using 1d arrays and linked lists
 
Low Power Implementation of Booth’s Multiplier using Reversible Gates
Low Power Implementation of Booth’s Multiplier using Reversible GatesLow Power Implementation of Booth’s Multiplier using Reversible Gates
Low Power Implementation of Booth’s Multiplier using Reversible Gates
 
Bca1040 imc1040 digital logic
Bca1040 imc1040  digital logicBca1040 imc1040  digital logic
Bca1040 imc1040 digital logic
 
Lec 05 - Combinational Logic
Lec 05 - Combinational LogicLec 05 - Combinational Logic
Lec 05 - Combinational Logic
 
Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
 
B041306015
B041306015B041306015
B041306015
 
Lesson 29
Lesson 29Lesson 29
Lesson 29
 
Logic Design
Logic DesignLogic Design
Logic Design
 
Bt0064, logic design
Bt0064, logic designBt0064, logic design
Bt0064, logic design
 
dld 01-introduction
dld 01-introductiondld 01-introduction
dld 01-introduction
 
Synthesized report on the comparison of lut and splitting method for decrypti...
Synthesized report on the comparison of lut and splitting method for decrypti...Synthesized report on the comparison of lut and splitting method for decrypti...
Synthesized report on the comparison of lut and splitting method for decrypti...
 
Cs6402 design and analysis of algorithms may june 2016 answer key
Cs6402 design and analysis of algorithms may june 2016 answer keyCs6402 design and analysis of algorithms may june 2016 answer key
Cs6402 design and analysis of algorithms may june 2016 answer key
 
Design of Multiplexers, Decoder and a Full Subtractor using Reversible Gates
Design of Multiplexers, Decoder and a Full Subtractor using Reversible GatesDesign of Multiplexers, Decoder and a Full Subtractor using Reversible Gates
Design of Multiplexers, Decoder and a Full Subtractor using Reversible Gates
 
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGICFULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
 

Similar to Dd 160506122947-160630175555-160701121726

Digital electronics & microprocessor Batu- s y computer engineering- arvind p...
Digital electronics & microprocessor Batu- s y computer engineering- arvind p...Digital electronics & microprocessor Batu- s y computer engineering- arvind p...
Digital electronics & microprocessor Batu- s y computer engineering- arvind p...ARVIND PANDE
 
Convolutional Codes And Their Decoding
Convolutional Codes And Their DecodingConvolutional Codes And Their Decoding
Convolutional Codes And Their DecodingKakali Saharia
 
Computer Oraganizaation.pptx
Computer Oraganizaation.pptxComputer Oraganizaation.pptx
Computer Oraganizaation.pptxbmangesh
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manualNitesh Dubey
 
Logic Circuits Design - "Chapter 1: Digital Systems and Information"
Logic Circuits Design - "Chapter 1: Digital Systems and Information"Logic Circuits Design - "Chapter 1: Digital Systems and Information"
Logic Circuits Design - "Chapter 1: Digital Systems and Information"Ra'Fat Al-Msie'deen
 
Convolutional Error Control Coding
Convolutional Error Control CodingConvolutional Error Control Coding
Convolutional Error Control CodingMohammed Abuibaid
 
Digital Electronics Most Essential and Frequently Asked Interview Questions
Digital Electronics Most Essential and Frequently Asked Interview QuestionsDigital Electronics Most Essential and Frequently Asked Interview Questions
Digital Electronics Most Essential and Frequently Asked Interview Questionsiottrainingts
 
Cse iii-logic design [10 cs33]-notes
Cse iii-logic design [10 cs33]-notesCse iii-logic design [10 cs33]-notes
Cse iii-logic design [10 cs33]-notesOmprakash BV
 
MODELLING AND SIMULATION OF 128-BIT CROSSBAR SWITCH FOR NETWORK -ONCHIP
MODELLING AND SIMULATION OF 128-BIT CROSSBAR SWITCH FOR NETWORK -ONCHIPMODELLING AND SIMULATION OF 128-BIT CROSSBAR SWITCH FOR NETWORK -ONCHIP
MODELLING AND SIMULATION OF 128-BIT CROSSBAR SWITCH FOR NETWORK -ONCHIPVLSICS Design
 
Chapter 1 Digital Systems and Binary Numbers.ppt
Chapter 1 Digital Systems and Binary Numbers.pptChapter 1 Digital Systems and Binary Numbers.ppt
Chapter 1 Digital Systems and Binary Numbers.pptAparnaDas827261
 

Similar to Dd 160506122947-160630175555-160701121726 (20)

Digital electronics & microprocessor Batu- s y computer engineering- arvind p...
Digital electronics & microprocessor Batu- s y computer engineering- arvind p...Digital electronics & microprocessor Batu- s y computer engineering- arvind p...
Digital electronics & microprocessor Batu- s y computer engineering- arvind p...
 
Convolutional Codes And Their Decoding
Convolutional Codes And Their DecodingConvolutional Codes And Their Decoding
Convolutional Codes And Their Decoding
 
Computer Oraganizaation.pptx
Computer Oraganizaation.pptxComputer Oraganizaation.pptx
Computer Oraganizaation.pptx
 
COA pptx.pptx
COA pptx.pptxCOA pptx.pptx
COA pptx.pptx
 
chap1.pdf
chap1.pdfchap1.pdf
chap1.pdf
 
chap1.pdf
chap1.pdfchap1.pdf
chap1.pdf
 
chap1.pdf
chap1.pdfchap1.pdf
chap1.pdf
 
DE notes
DE notesDE notes
DE notes
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
 
Logic Circuits Design - "Chapter 1: Digital Systems and Information"
Logic Circuits Design - "Chapter 1: Digital Systems and Information"Logic Circuits Design - "Chapter 1: Digital Systems and Information"
Logic Circuits Design - "Chapter 1: Digital Systems and Information"
 
Chapter 1: Binary System
 Chapter 1: Binary System Chapter 1: Binary System
Chapter 1: Binary System
 
Convolutional Error Control Coding
Convolutional Error Control CodingConvolutional Error Control Coding
Convolutional Error Control Coding
 
Digital Electronics Most Essential and Frequently Asked Interview Questions
Digital Electronics Most Essential and Frequently Asked Interview QuestionsDigital Electronics Most Essential and Frequently Asked Interview Questions
Digital Electronics Most Essential and Frequently Asked Interview Questions
 
Unit-1.pptx
Unit-1.pptxUnit-1.pptx
Unit-1.pptx
 
Cse iii-logic design [10 cs33]-notes
Cse iii-logic design [10 cs33]-notesCse iii-logic design [10 cs33]-notes
Cse iii-logic design [10 cs33]-notes
 
MODELLING AND SIMULATION OF 128-BIT CROSSBAR SWITCH FOR NETWORK -ONCHIP
MODELLING AND SIMULATION OF 128-BIT CROSSBAR SWITCH FOR NETWORK -ONCHIPMODELLING AND SIMULATION OF 128-BIT CROSSBAR SWITCH FOR NETWORK -ONCHIP
MODELLING AND SIMULATION OF 128-BIT CROSSBAR SWITCH FOR NETWORK -ONCHIP
 
Csc 2313 (lecture 4)
Csc 2313 (lecture 4)Csc 2313 (lecture 4)
Csc 2313 (lecture 4)
 
DLD-Introduction.pptx
DLD-Introduction.pptxDLD-Introduction.pptx
DLD-Introduction.pptx
 
Chapter 1 Digital Systems and Binary Numbers.ppt
Chapter 1 Digital Systems and Binary Numbers.pptChapter 1 Digital Systems and Binary Numbers.ppt
Chapter 1 Digital Systems and Binary Numbers.ppt
 
Digital Electronics
Digital ElectronicsDigital Electronics
Digital Electronics
 

More from marangburu42

Hennchthree 161102111515
Hennchthree 161102111515Hennchthree 161102111515
Hennchthree 161102111515marangburu42
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuitsmarangburu42
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuitsmarangburu42
 
Hennchthree 160912095304
Hennchthree 160912095304Hennchthree 160912095304
Hennchthree 160912095304marangburu42
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuitsmarangburu42
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuitsmarangburu42
 
Karnaugh mapping allaboutcircuits
Karnaugh mapping allaboutcircuitsKarnaugh mapping allaboutcircuits
Karnaugh mapping allaboutcircuitsmarangburu42
 
Aac boolean formulae
Aac   boolean formulaeAac   boolean formulae
Aac boolean formulaemarangburu42
 
Virtualmemoryfinal 161019175858
Virtualmemoryfinal 161019175858Virtualmemoryfinal 161019175858
Virtualmemoryfinal 161019175858marangburu42
 
File system interfacefinal
File system interfacefinalFile system interfacefinal
File system interfacefinalmarangburu42
 
File systemimplementationfinal
File systemimplementationfinalFile systemimplementationfinal
File systemimplementationfinalmarangburu42
 
Mass storage structurefinal
Mass storage structurefinalMass storage structurefinal
Mass storage structurefinalmarangburu42
 
All aboutcircuits karnaugh maps
All aboutcircuits karnaugh mapsAll aboutcircuits karnaugh maps
All aboutcircuits karnaugh mapsmarangburu42
 
Virtual memoryfinal
Virtual memoryfinalVirtual memoryfinal
Virtual memoryfinalmarangburu42
 
Mainmemoryfinal 161019122029
Mainmemoryfinal 161019122029Mainmemoryfinal 161019122029
Mainmemoryfinal 161019122029marangburu42
 

More from marangburu42 (20)

Hol
HolHol
Hol
 
Write miss
Write missWrite miss
Write miss
 
Hennchthree 161102111515
Hennchthree 161102111515Hennchthree 161102111515
Hennchthree 161102111515
 
Hennchthree
HennchthreeHennchthree
Hennchthree
 
Hennchthree
HennchthreeHennchthree
Hennchthree
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Hennchthree 160912095304
Hennchthree 160912095304Hennchthree 160912095304
Hennchthree 160912095304
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Karnaugh mapping allaboutcircuits
Karnaugh mapping allaboutcircuitsKarnaugh mapping allaboutcircuits
Karnaugh mapping allaboutcircuits
 
Aac boolean formulae
Aac   boolean formulaeAac   boolean formulae
Aac boolean formulae
 
Virtualmemoryfinal 161019175858
Virtualmemoryfinal 161019175858Virtualmemoryfinal 161019175858
Virtualmemoryfinal 161019175858
 
Io systems final
Io systems finalIo systems final
Io systems final
 
File system interfacefinal
File system interfacefinalFile system interfacefinal
File system interfacefinal
 
File systemimplementationfinal
File systemimplementationfinalFile systemimplementationfinal
File systemimplementationfinal
 
Mass storage structurefinal
Mass storage structurefinalMass storage structurefinal
Mass storage structurefinal
 
All aboutcircuits karnaugh maps
All aboutcircuits karnaugh mapsAll aboutcircuits karnaugh maps
All aboutcircuits karnaugh maps
 
Virtual memoryfinal
Virtual memoryfinalVirtual memoryfinal
Virtual memoryfinal
 
Mainmemoryfinal 161019122029
Mainmemoryfinal 161019122029Mainmemoryfinal 161019122029
Mainmemoryfinal 161019122029
 

Recently uploaded

Affordable PriceD Call Girls In Crowne Plaza Greater Noida 8377877756 Short 2...
Affordable PriceD Call Girls In Crowne Plaza Greater Noida 8377877756 Short 2...Affordable PriceD Call Girls In Crowne Plaza Greater Noida 8377877756 Short 2...
Affordable PriceD Call Girls In Crowne Plaza Greater Noida 8377877756 Short 2...dollysharma2066
 
Irradiation preservation of food advancements
Irradiation preservation of food advancementsIrradiation preservation of food advancements
Irradiation preservation of food advancementsDeepika Sugumar
 
Call Girls Laxmi Nagar Delhi reach out to us at ☎ 9711199012
Call Girls Laxmi Nagar Delhi reach out to us at ☎ 9711199012Call Girls Laxmi Nagar Delhi reach out to us at ☎ 9711199012
Call Girls Laxmi Nagar Delhi reach out to us at ☎ 9711199012rehmti665
 
Jp Nagar Call Girls Bangalore WhatsApp 8250192130 High Profile Service
Jp Nagar Call Girls Bangalore WhatsApp 8250192130 High Profile ServiceJp Nagar Call Girls Bangalore WhatsApp 8250192130 High Profile Service
Jp Nagar Call Girls Bangalore WhatsApp 8250192130 High Profile ServiceHigh Profile Call Girls
 
VIP Kolkata Call Girl Jadavpur 👉 8250192130 Available With Room
VIP Kolkata Call Girl Jadavpur 👉 8250192130  Available With RoomVIP Kolkata Call Girl Jadavpur 👉 8250192130  Available With Room
VIP Kolkata Call Girl Jadavpur 👉 8250192130 Available With Roomdivyansh0kumar0
 
Prepare And Cook Meat.pptx Quarter II Module
Prepare And Cook Meat.pptx Quarter II ModulePrepare And Cook Meat.pptx Quarter II Module
Prepare And Cook Meat.pptx Quarter II Modulemaricel769799
 
Estimation of protein quality using various methods
Estimation of protein quality using various methodsEstimation of protein quality using various methods
Estimation of protein quality using various methodsThiviKutty
 
2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 E...
2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 E...2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 E...
2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 E...AmitSherawat2
 
咨询办理南卡罗来纳大学毕业证成绩单SC毕业文凭
咨询办理南卡罗来纳大学毕业证成绩单SC毕业文凭咨询办理南卡罗来纳大学毕业证成绩单SC毕业文凭
咨询办理南卡罗来纳大学毕业证成绩单SC毕业文凭o8wvnojp
 
Gwal Pahari Call Girls 9873940964 Book Hot And Sexy Girls
Gwal Pahari Call Girls 9873940964 Book Hot And Sexy GirlsGwal Pahari Call Girls 9873940964 Book Hot And Sexy Girls
Gwal Pahari Call Girls 9873940964 Book Hot And Sexy Girlshram8477
 
thanksgiving dinner and more information
thanksgiving dinner and more informationthanksgiving dinner and more information
thanksgiving dinner and more informationlialiaskou00
 
如何办韩国SKKU文凭,成均馆大学毕业证学位证怎么辨别?
如何办韩国SKKU文凭,成均馆大学毕业证学位证怎么辨别?如何办韩国SKKU文凭,成均馆大学毕业证学位证怎么辨别?
如何办韩国SKKU文凭,成均馆大学毕业证学位证怎么辨别?t6tjlrih
 
Chocolate Milk Flavorful Indulgence to RD UHT Innovations.pptx
Chocolate Milk Flavorful Indulgence to RD UHT Innovations.pptxChocolate Milk Flavorful Indulgence to RD UHT Innovations.pptx
Chocolate Milk Flavorful Indulgence to RD UHT Innovations.pptxRD Food
 
VIP Russian Call Girls in Cuttack Deepika 8250192130 Independent Escort Servi...
VIP Russian Call Girls in Cuttack Deepika 8250192130 Independent Escort Servi...VIP Russian Call Girls in Cuttack Deepika 8250192130 Independent Escort Servi...
VIP Russian Call Girls in Cuttack Deepika 8250192130 Independent Escort Servi...Suhani Kapoor
 
526350093-Online-Food-Ordering-System-Ppt.pptx
526350093-Online-Food-Ordering-System-Ppt.pptx526350093-Online-Food-Ordering-System-Ppt.pptx
526350093-Online-Food-Ordering-System-Ppt.pptxJaidBagwan2
 
FUTURISTIC FOOD PRODUCTS OFTEN INVOLVE INNOVATIONS THAT
FUTURISTIC FOOD PRODUCTS OFTEN INVOLVE INNOVATIONS THATFUTURISTIC FOOD PRODUCTS OFTEN INVOLVE INNOVATIONS THAT
FUTURISTIC FOOD PRODUCTS OFTEN INVOLVE INNOVATIONS THATBHIKHUKUMAR KUNWARADIYA
 
(办理学位证)加州大学圣塔芭芭拉分校毕业证成绩单原版一比一
(办理学位证)加州大学圣塔芭芭拉分校毕业证成绩单原版一比一(办理学位证)加州大学圣塔芭芭拉分校毕业证成绩单原版一比一
(办理学位证)加州大学圣塔芭芭拉分校毕业证成绩单原版一比一Fi sss
 
Food-Allergy-PowerPoint-Presentation-2.ppt
Food-Allergy-PowerPoint-Presentation-2.pptFood-Allergy-PowerPoint-Presentation-2.ppt
Food-Allergy-PowerPoint-Presentation-2.pptIsaacMensah62
 
HIGH PRESSURE PROCESSING ( HPP ) .pptx
HIGH PRESSURE  PROCESSING ( HPP )  .pptxHIGH PRESSURE  PROCESSING ( HPP )  .pptx
HIGH PRESSURE PROCESSING ( HPP ) .pptxparvin6647
 

Recently uploaded (20)

Affordable PriceD Call Girls In Crowne Plaza Greater Noida 8377877756 Short 2...
Affordable PriceD Call Girls In Crowne Plaza Greater Noida 8377877756 Short 2...Affordable PriceD Call Girls In Crowne Plaza Greater Noida 8377877756 Short 2...
Affordable PriceD Call Girls In Crowne Plaza Greater Noida 8377877756 Short 2...
 
Irradiation preservation of food advancements
Irradiation preservation of food advancementsIrradiation preservation of food advancements
Irradiation preservation of food advancements
 
9953330565 Low Rate Call Girls In Sameypur-Bodli Delhi NCR
9953330565 Low Rate Call Girls In Sameypur-Bodli Delhi NCR9953330565 Low Rate Call Girls In Sameypur-Bodli Delhi NCR
9953330565 Low Rate Call Girls In Sameypur-Bodli Delhi NCR
 
Call Girls Laxmi Nagar Delhi reach out to us at ☎ 9711199012
Call Girls Laxmi Nagar Delhi reach out to us at ☎ 9711199012Call Girls Laxmi Nagar Delhi reach out to us at ☎ 9711199012
Call Girls Laxmi Nagar Delhi reach out to us at ☎ 9711199012
 
Jp Nagar Call Girls Bangalore WhatsApp 8250192130 High Profile Service
Jp Nagar Call Girls Bangalore WhatsApp 8250192130 High Profile ServiceJp Nagar Call Girls Bangalore WhatsApp 8250192130 High Profile Service
Jp Nagar Call Girls Bangalore WhatsApp 8250192130 High Profile Service
 
VIP Kolkata Call Girl Jadavpur 👉 8250192130 Available With Room
VIP Kolkata Call Girl Jadavpur 👉 8250192130  Available With RoomVIP Kolkata Call Girl Jadavpur 👉 8250192130  Available With Room
VIP Kolkata Call Girl Jadavpur 👉 8250192130 Available With Room
 
Prepare And Cook Meat.pptx Quarter II Module
Prepare And Cook Meat.pptx Quarter II ModulePrepare And Cook Meat.pptx Quarter II Module
Prepare And Cook Meat.pptx Quarter II Module
 
Estimation of protein quality using various methods
Estimation of protein quality using various methodsEstimation of protein quality using various methods
Estimation of protein quality using various methods
 
2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 E...
2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 E...2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 E...
2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 Endocrine System.ppt2.6 E...
 
咨询办理南卡罗来纳大学毕业证成绩单SC毕业文凭
咨询办理南卡罗来纳大学毕业证成绩单SC毕业文凭咨询办理南卡罗来纳大学毕业证成绩单SC毕业文凭
咨询办理南卡罗来纳大学毕业证成绩单SC毕业文凭
 
Gwal Pahari Call Girls 9873940964 Book Hot And Sexy Girls
Gwal Pahari Call Girls 9873940964 Book Hot And Sexy GirlsGwal Pahari Call Girls 9873940964 Book Hot And Sexy Girls
Gwal Pahari Call Girls 9873940964 Book Hot And Sexy Girls
 
thanksgiving dinner and more information
thanksgiving dinner and more informationthanksgiving dinner and more information
thanksgiving dinner and more information
 
如何办韩国SKKU文凭,成均馆大学毕业证学位证怎么辨别?
如何办韩国SKKU文凭,成均馆大学毕业证学位证怎么辨别?如何办韩国SKKU文凭,成均馆大学毕业证学位证怎么辨别?
如何办韩国SKKU文凭,成均馆大学毕业证学位证怎么辨别?
 
Chocolate Milk Flavorful Indulgence to RD UHT Innovations.pptx
Chocolate Milk Flavorful Indulgence to RD UHT Innovations.pptxChocolate Milk Flavorful Indulgence to RD UHT Innovations.pptx
Chocolate Milk Flavorful Indulgence to RD UHT Innovations.pptx
 
VIP Russian Call Girls in Cuttack Deepika 8250192130 Independent Escort Servi...
VIP Russian Call Girls in Cuttack Deepika 8250192130 Independent Escort Servi...VIP Russian Call Girls in Cuttack Deepika 8250192130 Independent Escort Servi...
VIP Russian Call Girls in Cuttack Deepika 8250192130 Independent Escort Servi...
 
526350093-Online-Food-Ordering-System-Ppt.pptx
526350093-Online-Food-Ordering-System-Ppt.pptx526350093-Online-Food-Ordering-System-Ppt.pptx
526350093-Online-Food-Ordering-System-Ppt.pptx
 
FUTURISTIC FOOD PRODUCTS OFTEN INVOLVE INNOVATIONS THAT
FUTURISTIC FOOD PRODUCTS OFTEN INVOLVE INNOVATIONS THATFUTURISTIC FOOD PRODUCTS OFTEN INVOLVE INNOVATIONS THAT
FUTURISTIC FOOD PRODUCTS OFTEN INVOLVE INNOVATIONS THAT
 
(办理学位证)加州大学圣塔芭芭拉分校毕业证成绩单原版一比一
(办理学位证)加州大学圣塔芭芭拉分校毕业证成绩单原版一比一(办理学位证)加州大学圣塔芭芭拉分校毕业证成绩单原版一比一
(办理学位证)加州大学圣塔芭芭拉分校毕业证成绩单原版一比一
 
Food-Allergy-PowerPoint-Presentation-2.ppt
Food-Allergy-PowerPoint-Presentation-2.pptFood-Allergy-PowerPoint-Presentation-2.ppt
Food-Allergy-PowerPoint-Presentation-2.ppt
 
HIGH PRESSURE PROCESSING ( HPP ) .pptx
HIGH PRESSURE  PROCESSING ( HPP )  .pptxHIGH PRESSURE  PROCESSING ( HPP )  .pptx
HIGH PRESSURE PROCESSING ( HPP ) .pptx
 

Dd 160506122947-160630175555-160701121726

  • 1. 1 Roth Ch.1 Nts Chp: Numbersystems and conversion(Roth) Objectives:  The difference between combinational and sequential circuits  Convert whole numbers (includingnegative) and fractions from binary to (dec, oct, hex) and vice-versa.Arithmetic operations for whole numbers and fractions in differentbases  Add, subtract,multiply,and dividepositivebinary numbers. Explain theaddition and subtraction process in terms of carries and borrows.  Given a positiveinteger, fraction,or mixed number in any base (2 through 16); convert to any other base. Representation of fractions in binary,hex and octal.  Write negative binary numbers in sign and magnitude, 1’s complement, and 2’s complement forms. Add signed binary numbers using1’s complement and 2’s complement arithmetic. Justify the methods used. State when an overflow occurs.  Represent a decimal number in binary-coded-decimal (BCD), 6-3-1-1,code, excess-3 code, etc.  Does or doesn’t the grouping in terms of 3 or 4 (for Octal and Hexadecimal),work after the dot for fractions in base8 and base16 systems. Does grouping (for octal and hex) and power series expansion work after the fraction pointtoo? Whether the grouping should begin after the decimal or from the extreme RHS (Interpret followinglinefromRoth: Why should you start forming the groups of four bits at the binary point instead of the left end of the number?).   (b) State two different ways of forming the 1’s complement of an n-bitbinary number.  (c) State three different ways of forming the 2’s complement of an n-bitbinary number.  (d) If the word length is n = 4 bits (includingsign),what decimal number does 10002 represent in sign and magnitude?  In 2’s complement?  In 1’s complement?  (f) If the word length is 6 bits (includingsign),whatdecimal number does  1000002 represent in sign and magnitude?  In 2’s complement?  In 1’s complement?  (g) What is meant by an overflow? How can you tell that an overflow has occurred when performing 1’s or 2’s complement addition? Does a carry out of the lastbitposition indicatethatan overflow has occurred?  What is the justification for usingthe end-around carry in 1’s complement addition?  (j) The one thing that causes the most trouble with 2’s complement numbers is the special caseof the negative number which consists of a 1 followed by all 0’s (1000 .. . 000). If this number is n bits long, what number does itrepresent  and why? (It is not negative zero.)  (d) How are the ASCII codes for the decimal digits obtained? Whatis the relation between the ASCII codes for the capital letters and lowercaseletters?
  • 2. 2 Roth Ch.1 Nts Digital Systems and Switching Circuits The design of digital systems may be divided roughly into three parts—systemdesign, logic design,and circuitdesign.System design involves breakingthe overall systeminto subsystems and specifyingthe characteristicsof each subsystem. For example, the system des ign of a digital computer could involvespecifyingthe number and type of memory units,arithmetic units, and input-output devices as well as the interconnection and control of these subsystems.Logic design involves determininghow to interconnect basic logicbuildingblocksto perform a specific function.An example of logic design is determiningthe interconnection of logic gates and flip-flops required to perform binary addition.Circuitdesign involves specifyingtheinterconnection of specific components such as resistors,diodes,and transistorsto form a gate, flip-flop,or other logic buildingblock.Mostcontemporary circuitdesign is donein integrated circuitformusingappropriate computer-aided design tools to lay out and interconnect the components on a chip of silicon.This book is largely devoted to a study o f logic design and the theory necessary for understandingthe logic design process. Many of a digital system’s subsystems take the form of a switchingcircuit(Figure1-1). A switchingcircuithas oneor more inputs and one or more outputs which take on discretevalues.In this text, we will study two types of switchingcircuits—combinational and sequential.In a combinational circuit,the output values depend only on the present valueof the inputs and not on pastvalues.In a sequenti al circuit,the outputs depend on both the present and pastinput values.In other words, in order to determine the output of a sequential circuit,a sequence of input values mustbe specified.The sequential circuitis said to havememory because itmust “remember” something about the pastsequence of inputs,whilea combinational circuithas no memory. In general, a sequential circuitis composed of a combi national circuit with added memory elements. Combinational circuits areeasier to design than sequential circuits and will bestudied first. The basic buildingblocksused to construct combinational circuitsarelogic gates.The logic designer must determine how to interconnect these gates in order to convert the circuitinputsignals into thedesired output signals. Therelationship between these inputand output signalscan bedescribed mathematically usingBoolean algebra.In order to design an economical circuitto realizethese output functions,the logic equations which describethe circuitoutputs generally must be simplified.Algebraic methods for this simplification aredescribed in Unit 3, and other simplification methods (Karnaugh map and Quine-McCluskey procedure) aredescribed later. The basic memory elements used in the design of sequential circuitsare called flip-flops(Unit11).These flip-flopscan beinterconnected with gates to form counters and registers (Unit 12). Analysis of more general sequential circuits usingtimingdiagrams,statetables,and graphs is presented in Unit 13. The firststep in designinga sequential switchingcircuitis to constructa state table or graph which describes the relationship between the inputand output sequences (Unit 14). Methods for goingfrom a state table or graph to a circuit of gates and flip-flops aredeveloped in Unit 15. In Unit 18, combinational and sequential design techniques areapplied to the realization of systems for performing binary ad dition, multiplication,and division.The sequential circuits designed in this text are called synchronous sequential circuits becausethey use a common timing signal,called a clock,to synchronizethe operation of the memory elements. The switchingdevices used in digital systems aregenerally two-state devices, that is,the output can assumeonly two different discrete values.Examples of switchingdevices arerelays,diodes,and transistors.Arelay can assumetwo states —closed or open—depending on whether power is applied to the coil or not. A diode can be in a conductingstate or a nonconductingstate. A transistor can bein a cut-off or saturated state with a correspondinghigh or low output voltage. Of course, transistorscan also beoperated as linear amplifierswith a continuous rangeof output voltages,but in digital applicationsgreater reliability is obta ined by operatingthem as two-state devices. Because the outputs of most switchingdevices assumeonly two different values,itis natural to use binary numbers internall y in digital systems. -------------------------------------------- Number System and Conversion:  Conversion from any baseto decimal: Justdo the power series expansion (in base10 arithmetic)  Conversion from decimal to any base: Convert the power series expansion of the number as follows (though this approach is a headache, given you have to do the math in that base. Note that you convert the tens to the target base): 14710=1 x (1010)2 + (100) x (1010)1 + (111) x (1010)0 (This is base2,below is base3, 101 being 10 in base3) 14710=1 x (101)2 + (11) x (101)1 + (21) x (101)0  Conversion of a decimal fraction to baseR can be done usingsuccessivemultiplications by R.This process is continued until we have obtained a sufficientnumber of digits.Note that the integer partobtained at each step is one of the desired digits and the most significantdigitisobtained first.
  • 3. 3 Roth Ch.1 Nts Conversion between two bases other than decimal can be done directly by usingthe procedures given; however, the arithmetic operations would have to be carried out usinga baseother than 10. It is generally easier to convert to decimal firstand then convert the decimal number to the new base. Binary Arithmetic
  • 4. 4 Roth Ch.1 Nts  Note: In above, “borrow propagates”means that if you need to subtractfrom the firstcolumn (from right),and the borrow has to be from the 6th column (with everything in between being zeroes), then the 5th to 2nd column tops will have1s as well due to propagation.Try subtracting1 from 10000 to see what is meant.  Note: In binary multiplication, notethat each partial productis either the multiplicand (1101) shifted over the appropriatenumber of places or is zero. RepresentationofNegative Numbers:  An N-bit ones' complement numeral system can only represent integers in the range −(2N−1 −1) to 2N−1 −1 w hile tw o's complement can express −2N−1 to 2N−1 −1.
  • 6. 6 Roth Ch.1 Nts  A general rule for detecting overflow when addingtwo n-bit signed binary numbers (1’s or 2’s complement) to get an n-bitsum is: An overflow occurs if addingtwo positivenumbers gives a negative answer or if addingtwo negative numbers gives a positive answer. Binary Codes: