Xilinx HDLC Supporting IP over SONET and Checking 16, 32 bit CRC

•

0 likes•103 views

In the present work of Xilinx HDLC controller. HDLC operates at the data link layer of the OSI model main focus is to understand the data link layer and develop a protocol which can offer its services to the layer above.

Engineering

Xilinx HDLC Supporting IP over SONET and Checking 16, 32 bit CRC

More from VIT-AP University

Writing and Good Abstract to Improve Your Article Quality

VIT-AP University

Fundamental of Electrical and Electronics Engineering.pdf

VIT-AP University

As the semiconductor industry strives for downsizing and high speed, it is confronted with increasing scaling uncertainty as devices decrease to the nanoscale. Nano-magnetic logic (NML) is an alternative approach to synthesize the digital logic circuits with high-density and lowpower consumption. We introduced an optimal design of content addressable memory (CAM) memory based on perpendicular nano-magnetic logic (pNML). The main aim of this implementation is to synthesize CAM memory in terms of latency and other design parameters. The implementation of the design is a multilayer approach, which is optimal. The synthesis approach and optimization are perfectly scalable across layout construction of designs. Here a new logic gate in pNML technology is designed which is mainly used for matching of two input numbers. According to insight, both memory unit and a matching unit in the pNML are introduced in the state-of-the-artwork for the ¯rst time to synthesize design in high-speed pNML application. MAGCAD tool is used for the design of all the proposed pNML layouts.

Content Addressable Memory Design in 3D pNML for Energy-Aware Sustainable Com...

VIT-AP University

For design methodology of CRC or cyclic redundancy check is very used technique for error checking and shows the transmission reliability we are using the HDLC block. HDLC block is very useful in data communication these block operated in data link layer. For design methodology of CRC is to generate the CRC polynomial using XOR’s gate and shift register these polynomial are implement on software Xilinx Plan Ahead 13.1 and verify for simulation result for random testing of CRC bit on receiver side same result are obtained to show that it is more reliable.

Performance Evaluation & Design Methodologies for Automated 32 Bit CRC Checki...

VIT-AP University

Wireless sensor networks is challenging in that it requires an enormous breadth of knowledge from an enormous variety of disciplines. A lot of study has been done to minimize the energy used in routing and number of protocols has been developed. These protocols can be classified as - Hierarchical, data centric, location based and Network flow protocols. In this paper, we are particularly focusing on hierarchical protocols. In such types of protocols, the energy efficient clusters are formed with a hierarchy of cluster heads. Each cluster has its representative cluster head which is responsible for collecting and aggregating the data from its respective cluster and then transmitting this data to the Base Station either directly or through the hierarchy of other cluster heads. Fuzzy logic has been successfully applied in various areas including communication and has shown promising results. However, the potentials of fuzzy logic in wireless sensor networks still need to be explored. Optimization of wireless sensor networks involve various tradeoffs, for example, lower transmission power vs. longer transmission duration, multi-hop vs. direct communication, computation vs. communication etc. Fuzzy logic is well suited for application having conflicting requirements. Moreover, in WSN, as the energy metrics vary widely with the type of sensor node implementation platform, using fuzzy logic has the advantage of being easily adaptable to such changes.

Sensor Energy Optimization Using Fuzzy Logic in Wireless Sensor Networking

VIT-AP University

In the digital circuit design, the primary factors are low power and a high packing density. The reversible logic circuit in quantum-dot cellular automata (QCA) framework is hoped to be effective in addressing the factor of power consumption at nanoscale regime. Fault tolerant circuits are suited of interruption of errors at the outputs. This manuscript focuses the design of ALU in QCA-based and propose new parity preserving gate. It has been introduced that new reversible gate, namely, universal parity preserving gate (UPPG), to optimise the ALU circuits. An algorithm and lemmas are shown in designing ALU. The ALU generates a number of arithmetic and logical function with using only less architectural complexity. Most importantly circuit design focuses on optimising the gate count and quantum cost. In addition to optimisation, the workability of UPPG gate is tested by QCA and the simulation result obtained ensures the correctness of the design.

Approach to design a high performance fault-tolerant reversible ALU

VIT-AP University

Quantum-dot cellular automata are a prominent part of the nanoscale regime. They use a quantum cellular based architecture which enables rapid information process with high device density. This paper targets the two kinds of novel error control circuits such as Hamming code, parity generator and checker. To design the HG-PP (HG = Hamming gate, PP = parity preserving), NG-PP (NG = new gate) are proposed for optimising the circuits. Based on the proposed gates and a few existing gates, the Hamming code and parity generator and checker circuits are constructed. The proposed gates have been framed and verified in QCA. The simulation outcomes signify that their framed circuits are faultless. In addition to verification, physical reversible is done. The reversible major metrics such as gate count, quantum cost, unit delay, and garbage outputs, uses best optimisation results compared to counterparts. They can be utilised as a low power error control circuit applied in future communication systems.

Novel conservative reversible error control circuits based on molecular QCA

VIT-AP University

Quantum technology has an attractive application nowadays for its minimizing the energy dissipation, which is a prominent part of any system-level design. In this article, the significant module of a multiplexer, an extended to n:1 is framed with prominent application in the control unit of the processor. The proposed multiplexer modules are framed by the algorithm, which is extended perspective based. Further, quantum cost and gate count are less to ensure the efficient quantum computing framed. In addition, the QCA computing framework is an attempt to synthesize the optimal primitives in conservative reversible multiplexer in nano-electronic confine application. The developed lemmas is framed to prove the optimal parameters in the reversible circuit. Compared with existing state-of-art-works, the proposed modular multiplexer, the gate count, quantum cost and unit delay are optimal.

A modular approach for testable conservative reversible multiplexer circuit f...

VIT-AP University

Quantum-dot cellular automata is a modern computing paradigm, conceived in feature of nanometer scale with high integration density, and significant low power. For the QCA technology, making these high-density design means an increase in the complexity which in turn leads to growth in the number of faults. The defect model presented in this paper categorized into two types, which include single missing and additional cell considering for QCA fault. Proposed gates have been designed in the QCA and verified. The proposed Fredkin gate design has been compared with an existing design, and 43% and 70% improvement in cell count and area respectively are revealed. Also, the Toffoli design in QCA which achieve some parameters such as cell complexity of 39, and the average fault tolerance of 53.5%. The polarization value for both single cells missing an addition cell missing has been studied to explain the logic signal strength effect physically. A QCA framework for the 3-input Ex-OR, 2:1 multiplexer, Fredkin, and Toffoli gate for the fault problem in which reliability analysis based on Hardware description language for QCA devices (HDLQ) is discussed and verified on the fault pattern look-up table.

Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...

VIT-AP University

Quantum cell automata (QCA) are the best possible alternative to the conventional CMOS technology due to its low power consumption, less area and high-speed operation. This paper describes synthesizable QCA implementation of squaring. Vedic sutras used for squaring are defined over algorithm construction. Based on the concept of the Vedic sutra, this paper has carried out 2-bit square and 4-bit square, projective to affine logic gates construction. Importantly for miniaturization of devices, the QCA based square is the operation on which the area of circuits relies on. This means that significantly lower QCA parameters can be used in the square than in other competitive square circuits such as Wallace, Dadda, serial parallel, and Baugh-Wooley.

A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata

VIT-AP University

Now researchers are moving toward emerging technologies to replace the conventional CMOS technology. Quantum-dot cellular automata (QCA) are one of them for high-performance computing circuits. Ternary QCA is one of the finest research areas in this domain for replacement of binary logic. In this paper, we proposed a new redundant adder architecture using Ternary QCA technology. Our proposed architecture has 233 numbers of cells with an area of 0.35 μm2. All the proposed ternary logic layouts are implemented in TQCA designer tool.

A Redundant Adder Architecture in Ternary Quantum-Dot Cellular Automata

VIT-AP University

The CMOS-based integrated circuit may scale down to nanometer range. The primary challenge is to further downscale the device and high-energy dissipation. Reversible logic does not dissipate energy and no information loss. In this way, the state-of-the-art technology such as QCA was forced toward high-speed computing with negligible energy dissipation in the physical foreground. This work targets the design of non-restoring reversible divider circuit and its implementation in QCA. We have utilized few 2 × 2 FG and 4 × 4 HNG gates as the block construction and also show the QCA implementation having cost-efficient approach. Further, the divider circuit has synthesized with FG and HNG gates and QCA implementation. This divider circuit inherits many benefits such as fewer garbage outputs, reduce quantum cost are achieved, and also reduced QCA primitives can be improved by using efficient QCA layout scheme. Simulation investigations have been verified by QCA Designer. The proposed non-restoring divider also compares the reversible metrics results with some of other existing works.

Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...

VIT-AP University

Moving towards micrometre scale to nanometre scale device shrinks down emerging nanometre technology such as quantum-dot cellular automata as a nesting success. The introduced architecture is robust where the explicit design of full adder and full subtraction uses for Ex-OR design. A new architecture of Ex-OR based on one majority gate is proposed, which its most optimized architecture and its placement of cells from the novel design. The analysis based on simulation showed that the introduced Ex-OR and full adder makes only 11 and 46 cells count, respectively. In proposed Ex-OR design, first output is received with no any latency which can be a suitable design for implementation of the high-speed full adder design. In addition, power estimation results are obtained after simulation of proposed designs in QCAPro tool. Therefore, the novel designs improve the energy dissipation parameters such as mean leakage energy dissipation, mean switching energy dissipation and total energy dissipation 75, 11.28 and 82.19% in comparison with the most robust design in existing.

An Explicit Cell-Based Nesting Robust Architecture and Analysis of Full Adder

VIT-AP University

We are observing in this pandemic situation of COVID-19 the world in very challenging and to solve this complex problem in quick time. Today, we are facing a difficult complex problem such as Coronavirus. This Coronavirus affects human life. Quantum computing is the only support that can give us quick results by processing the Coronavirus compound at high computation speed. Whatever present circuits in VLSI domain, we cannot perform the high-speed computation and not tackle the complex case as present COVID-19. In this article, we have been discussed about quantumcomputing era during the pandemic situation ofCOVID-19. Further, this paper presents fundamental about quantum properties such as superpo- sition, entanglement, and quantum programming tools such as Qiskit (IBM), pyQuil (Google), ProjectQ (ETH), Revkit, and RCvewier + . We have presented quantum circuit and its decomposed circuit of such gates as Toffoli, Fredkin, Peres, and new fault tolerance. In addition, we proposed algorithm as transforming cascade to the quantumcircuitwhich is extended for verification based.All these concepts presented here will be very useful to researcher, academician, and industry person to tackle this pandemic situation of COVID-19.

Concept and Algorithm of Quantum Computing During Pandemic Situation of COVID-19

VIT-AP University

The reversible logic circuit is popular due to its quantum gates involved where quantum gates are reversible and noted down feature of no information loss. In this paper, parity preserving reversible binary-to-BCD code converter is designed, and effect of reversible metrics is analyzed such as gate count, ancilla input, garbage output, and quantum cost. This design can build blocks of basic existing parity preserving reversible gates. The building blocks of the code converter reversible circuit constructed on Toffoli gate based as well as elemental gate based such as CNOT, C-V, and C-V+ gates. In addition, qubit transition analysis of the quantum circuit in the regime of quantum computing has been presented. The heuristic approach has been developed in quantum circuit construction and the optimized quantum cost for the circuit of binary-to-BCD code converter. Logic functions validate the development of quantum circuit. Moving the testability aim are figured in the quantum logic circuit testing such as single missing gate and single missing control point fault.

A Novel Parity Preserving Reversible Binary-to-BCD Code Converter with Testab...

VIT-AP University

This work, we employ computing around quantum-dot automata to construct the architecture of the reversible code converters and binary incrementer. The code converter and binary incrementer are made up of Feynman gate and Peres gate, respectively. We have presented the robust design of Ex-OR in QCA, which is used for the construction of code converters and binary incrementer. The layouts of proposed circuits were made using the primary elements such as majority gate, inverter, and binary wire. A novel binary-to-gray converter design offers 59% cell count reduction and 36% area reduction in primitives improvement from the benchmark designs. Being pipeline of PG gate to construct the 1-bit, 2-bit, and 3-bit binary incrementer, we can use this robust layout in the QCA implementation of binary incrementer. By the comparative result, it is visualized that the binary incrementer such as 1-bit, 2-bit, and 3-bit achieved 60.82, 60.72, and 64.79% improvement regarding cell count from the counterpart.

Novel Robust Design for Reversible Code Converters and Binary Incrementer wit...

VIT-AP University

In this paper, a new layout of the median filter by using Quantum-dot cellular automata (QCA) is designed. This filter is designed using one hot encoding technique. A new algorithm for designing median filter is proposed using majority logic. The 1-bit median finding architecture occupies area of 0.05 μm2, with a delay of 0.5 clk. The proposed median finding architecture is also extended to higher bit sizes with optimized performance. The uniqueness of our n-bit median finding architecture is that for any bit size the delay for finding the median value is same which is 0.5 clk because every majority gates are working independently. Therefore for faster operation, this majority logic-based technology is highly congruous. All the QCA circuits are implemented in QCA Designer software.

DESIGN OF MEDIAN FILTER IN QUANTUM-DOT CELLULAR AUTOMATA FOR IMAGE PROCESSING...

VIT-AP University

The presented work intends to encounter the challenge of optimizing frequency tracking in the C-band WLAN spectrum, with a tuning range and phase noise (PN) performance. A Quadrature Voltage Controlled Oscillator (QVCO) design in 130 nm CMOS technology has been presented to cover the most sought WLAN/WiFi spectrum of modern wireless systems, employing the current reuse technique and an on-chip inductor implementation. To provide better compensation of LC losses at reduced power dissipation, a cross-coupled structure combining NMOS and PMOS has been used.We have run an extensive simulation using the industry-standard ADS (Keysight technology) platform. The simulation study attributed to the superior phase noise performance of − 160 dBc/Hz at 1 MHz (near f max) at a power dissipation of 6.52 mW from 1.2 V supply. With the moderate voltage tuning range, the entire desired frequency span of 5.400–5.495 GHz was obtained with a fairly high resolution of 2.375 MHz/1 mV, which allows serving a larger crowd for this spectrum. A fairly moderate VCO gain along with the obtained phase noise and power dissipation provides a well-established Figure of Merit (FOM) of − 187 dB. Finally, a comparison study in terms of power dissipation, phase noise, tuning range, voltage tuning, and Kvco is performed to demonstrate that the provided work is considerably more significant than traditional efforts.

Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...

VIT-AP University

Reduction in leakage current has become a significant concern in nanotechnology-based low-power, low-voltage, and high-performance VLSI applications. This research article discusses a new low-power circuit design the approach of FORTRAN (FORced stack sleep TRANsistor), which decreases the leakage power efficiency in the CMOS-based circuit outline in VLSI domain. FORTRAN approach reduces leakage current in both active as well as standby modes of operation. Furthermore, it is not time intensive when the circuit goes from active mode to standby mode and vice-versa. To validate the proposed design approach, experiments are conducted in the Tanner EDA tool of mentor graphics bundle on projected circuit designs for the full adder, a chain of 4-inverters, and 4-bit multiplier designs utilizing 180nm, 130nm, and 90nm TSMC technology node. The outcomes obtained show the result of a 95-98% vital reduction in leakage power as well as a 15-20% reduction in dynamic power with a minor increase in delay. The result outcomes are compared for accuracy with the notable design approaches that are accessible for both active and standby modes of operation.

FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...

VIT-AP University

In this paper the most significant aspect of the proposed method is that, the developed multiplier architecture is based on vertical and crosswise structure of Ancient Indian Vedic Mathematics. As per this proposed architecture, for two 32-bit numbers; the multiplier and multiplicand, each are grouped as 16-bit numbers so that it decomposes into 16×16 multiplication modules. It is also illustrated that the further hierarchical decomposition of 8×8 modules into 4×4 modules and then 2×2 modules will have a significant VHDL coding of for 32x32 bits multiplication and their used FPGA family Virtex 7 low power implementation by Xilinx Synthesis 16.1 tool done. The synthesis results show that the computation time for calculating the product of 32x32 bits is delay 29.256 ns. (11.499ns logic, 11.994ns route) (48.9% logic, 51.1% route).

Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using ...

VIT-AP University

More from VIT-AP University (20)