Sizing the neutral in harmonic-rich environments
•
2 likes•1,215 views
2006 - This one-hour webinar will provide guidance for neutral sizing based on the latest standards on the subject. The literature mentions half-sized, full-sized and double-sized neutrals compared to phase conductors. In this webinar, a method for neutral sizing will be proposed that can be used in most practical situations.
Report
Share
Report
Share
Download to read offline
Recommended
22nm tri-gate technology
this presentation giver the outline of use of trigate technology in 22 nm technology and its manufacture
3D or Tri-gate transistors
The document discusses 3D transistors, which employ a single gate stacked on top of two vertical gates to allow three times the surface area for electron flow without increasing gate size. This overcomes issues with further scaling planar transistors. 3D transistors provide fully depleted operation and tighter channel control through conducting channels on three sides of a vertical fin. This enables high drive currents and improved switching performance. 3D transistors can operate at lower voltages than planar transistors, reducing power consumption by over 50% while maintaining or improving performance. They will allow continued transistor scaling per Moore's Law and are needed for future generations of chips.
ICIECA 2014 Paper 23
The document compares double gate MOSFETs to single gate MOSFETs. Double gate MOSFETs reduce leakage current and delay compared to single gate by controlling the silicon channel more efficiently with two gates. This improves short channel effects and leads to higher currents. Double gate MOSFETs are suitable for low power and high performance applications due to their reduced leakage current and improved device characteristics like reduced short channel effects and improved current driving capability.
Emelec partial discharge measurement services
Emelec provides on-site partial discharge measurement services using five different methods:
1. The conventional IEC 60270 method uses a coupling capacitor and measuring impedance to detect pulses from energized equipment.
2. Acoustic emission sensing uses an ultrasonic sensor mounted on the test object to detect partial discharges as a complementary method.
3. Inductive sensing employs high frequency current transformers placed around the screen of the system under test.
4. UHF sensing uses UHF sensors and wideband devices to detect signals in the GHz range for measurements on gas insulated substations and transformers.
5. The electromagnetic method utilizes a portable PryCam sensor for on-line in
All purpose worksheet (conversions)
Based on the information provided, there are not enough known values to solve this right triangle. Please enter at least two known values (side lengths or angles) and the remaining values will be automatically calculated.
Triangle Chart
This 3-sentence summary provides the essential information from the document:
This document contains reference tables for rapidly solving right-angle and oblique-angle triangles, as the title indicates it includes a Triangle Chart to aid in solving triangles. The document focuses on providing tables and a visual chart to help solve triangles by looking up values rather than through calculation.
Inches to-millimeters-conversion-chart
This document contains a conversion chart that lists inches and the corresponding values in millimeters. It provides conversions from 0.1 inches up to 1000 inches in increments of 1 inch. For each inch measurement, the equivalent millimeter measurement is given. At the bottom is a note about a sister website for world time zones.
Millimeter To Inch Conversion Table
The document is a conversion table that lists millimeter measurements from 0.01 to 100 in increments of 0.01 and their equivalent measurements in inches.
Recommended
22nm tri-gate technology
this presentation giver the outline of use of trigate technology in 22 nm technology and its manufacture
3D or Tri-gate transistors
The document discusses 3D transistors, which employ a single gate stacked on top of two vertical gates to allow three times the surface area for electron flow without increasing gate size. This overcomes issues with further scaling planar transistors. 3D transistors provide fully depleted operation and tighter channel control through conducting channels on three sides of a vertical fin. This enables high drive currents and improved switching performance. 3D transistors can operate at lower voltages than planar transistors, reducing power consumption by over 50% while maintaining or improving performance. They will allow continued transistor scaling per Moore's Law and are needed for future generations of chips.
ICIECA 2014 Paper 23
The document compares double gate MOSFETs to single gate MOSFETs. Double gate MOSFETs reduce leakage current and delay compared to single gate by controlling the silicon channel more efficiently with two gates. This improves short channel effects and leads to higher currents. Double gate MOSFETs are suitable for low power and high performance applications due to their reduced leakage current and improved device characteristics like reduced short channel effects and improved current driving capability.
Emelec partial discharge measurement services
Emelec provides on-site partial discharge measurement services using five different methods:
1. The conventional IEC 60270 method uses a coupling capacitor and measuring impedance to detect pulses from energized equipment.
2. Acoustic emission sensing uses an ultrasonic sensor mounted on the test object to detect partial discharges as a complementary method.
3. Inductive sensing employs high frequency current transformers placed around the screen of the system under test.
4. UHF sensing uses UHF sensors and wideband devices to detect signals in the GHz range for measurements on gas insulated substations and transformers.
5. The electromagnetic method utilizes a portable PryCam sensor for on-line in
All purpose worksheet (conversions)
Based on the information provided, there are not enough known values to solve this right triangle. Please enter at least two known values (side lengths or angles) and the remaining values will be automatically calculated.
Triangle Chart
This 3-sentence summary provides the essential information from the document:
This document contains reference tables for rapidly solving right-angle and oblique-angle triangles, as the title indicates it includes a Triangle Chart to aid in solving triangles. The document focuses on providing tables and a visual chart to help solve triangles by looking up values rather than through calculation.
Inches to-millimeters-conversion-chart
This document contains a conversion chart that lists inches and the corresponding values in millimeters. It provides conversions from 0.1 inches up to 1000 inches in increments of 1 inch. For each inch measurement, the equivalent millimeter measurement is given. At the bottom is a note about a sister website for world time zones.
Millimeter To Inch Conversion Table
The document is a conversion table that lists millimeter measurements from 0.01 to 100 in increments of 0.01 and their equivalent measurements in inches.
VERY USEFUL EXCEL SHEET
The document contains details of various ICICI bank branches located across different cities in India. It lists the branch name, address and city for 1577 bank branches located in Mumbai. The branches are located in various neighborhoods spread across Mumbai with addresses providing local landmarks for easy identification.
Lv switchgear & lv cable sizing
The document discusses low voltage switchgear and cable sizing. It provides information on governing standards, system parameters, construction details of LV switchgear including busbars and components. It discusses fixed and drawout construction types. It also covers IP ratings, cable sizing criteria and applications of LV switchgear and cables in industrial, domestic and commercial load distribution systems.
Electrical Room Layout
The document describes the progression of an architectural model of an electrical room created in AutoCAD MEP 2009. It starts with basic steel beams and electrical equipment and adds more components like conduit and supports over multiple iterations. The final model includes all electrical equipment and conduit feeds and is fully detailed.
Load list calculation
This is one of the method to calculate loads. It is basiclly important before starting design to measure cabel size and orther electrical equipment.
Basic Control Valve Sizing and Selection
In this day and age of automated computer control valve sizing, the logic and theories behind it are invisible. In his presentation, Al Holton of Allagash Valve & Controls will look at the basic principles that apply and how they affect the application and installation of a wide range of control valve types. He will also review the reasoning behind valve type selection.
Electrical Systems in a Building
This document discusses electrical systems in buildings. It covers topics like electricity generation, distribution circuits, wiring systems, earthing systems, domestic supply, electrical appliances and electric installations. The key points are:
- Electricity is generated using water or fossil fuels and transmitted through transformers at high voltages to reduce losses.
- Buildings are supplied electricity through single or three phase distribution depending on the load. Wiring systems include cleat, casing, conduit and surface wiring.
- Earthing systems provide protection against faults and lightning. Two classes of protection are used.
- Electrical appliances convert electricity to light, heat and power for uses like lighting, cooking and entertainment.
- Proper planning, design
Neutral sizing - Power cable
The document discusses neutral sizing for electrical systems considering harmonic currents. It covers technical standard prescriptions from IEC 60364-5-52 allowing for smaller neutral conductor sizing if maximum harmonic neutral current is not greater than the reduced cross section. An example calculation is shown applying the criteria to different load scenarios. Typical harmonic contents are listed for sources like electronic loads, fluorescent lamps, and arc furnaces.
Raiway applications rolling stock rules for installation of wire harness
The document provides technical requirements for wire harnesses in railway applications. It defines what a wire harness is and discusses requirements around selection of wire types and sizes, bundling, flexibility, markings, and testing. It outlines general technical requirements such as voltage ratings, current loads, insulation, bend radii. Requirements are also provided for production, maintenance, safety separation of wiring, and EMC compliance.
Thinking Matters Poster
This project involves building a model of an auto-sectionalizing transmission line to demonstrate fault isolation techniques to students. It uses an Arduino, current sensors, and 12 relays to simulate a 208V 3-phase transmission line with 3 buses arranged in a T-shape. When the current sensors detect a ground fault on a bus, the Arduino will open and close the relays to isolate the fault and protect the load. The goals are to create a functioning model that can simulate real-world faults and be interfaced safely in the classroom. It is hoped that exposing students to this technology will benefit their engineering education and skills.
Fixed-Outline 3-D IC Floor planning with TSV Co-Placement
This document describes a new digital input/output power configurable pad (CPAD) circuit for a wafer-scale prototyping platform. The CPAD can provide different standard voltage levels and includes a fast load regulation circuit merged with a high-speed digital I/O. It achieves good voltage regulation performance while offering configurable operation and low power consumption. The CPAD circuit is designed to meet the stringent area and power constraints required for integration into the wafer-scale prototyping platform, which contains over 1 million pads and aims to rapidly prototype electronic systems by interconnecting user integrated circuits deposited on its surface.
Profi bus DATA SHEET
The document provides information on Profibus fieldbus connectors:
- The connectors are available in aluminum and stainless steel housings for connecting 1-8 measuring devices to a Profibus trunk line via spur lines.
- They feature tension clamp connection technology, overvoltage protection, fusing for individual spur lines, EMC cable glands, and M12 connectors.
- Variants are available for Profibus-DP and Profibus-PA networks with different technical specifications and connection options.
- Accessories and ordering information is provided for the Profibus connectors.
DESIGN OF A LOW POWER MULTIBAND CLOCK DISTRIBUTION CIRCUIT USING SINGLE PHASE...
The clock distribution network consumes nearly 70% of the total power consumed by the integrated circuit since
this is the only signal which has the highest switching activity. Normally for a multiband clock domain network
we develop a multiple PLL to cater the need. This project aim for developing a low power true single phase
clock(TSPC) multiband network which will supply for the multi clock domain network. In this paper, a wide
band 2/3 prescaler is verified in the design of proposed wide band multimodulus 32/33/47/48 or 64/65/78/79
prescaler. A dynamic logic multiband flexible integer-n divider based on pulse swallow topology is proposed
which uses a low power wide band 2/3 prescaler and a wide band multimodulus 32/33/47/48 or 64/65/78/79
prescaler. Since the multimodulus 32/33/47/48 or 64/65/78/79 prescaler has a maximum operating frequency of
6.2GHz, the values of P and S counters can actually be programmed to divide over the whole range of
frequencies. However the P and S counter are programmed accordingly. The proposed multiband flexible
divider also uses an improved loadable bit cell for swallow counter and consumes a power of 0.96 and 2.2mW.
This project is highly useful and recommended for communication applications like Bluetooth, Zigbee, IEEE
802.15.4 and 802.11 a/b/g WLAN frequency synthesizers which are proposed based on pulse swallow topology.
This design is modelled using Verilog simulated tool „MODELSIM 6.4b‟ and implemented and synthesized
using „Xilinx ISE 10.1‟.
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
In the nanometer range design technologies static power consumption is very important
issue in present peripheral devices. In the CMOS based VLSI circuits technology is scaling towards
down in respect of size and achieving higher operating speeds. We have also considered these
parameters such that we can control the leakage power. As process model design are getting smaller
the density of device increases and threshold voltage as well as oxide thickness decrease to maintain
the device performance. In this article two novel circuit techniques for reduction leakage current in
NAND and NOR inverters using novel sleepy and sleepy property are investigated. We have proposed a
design model that has significant reduction in power dissipation during inactive (standby) mode of
operation compared to classical power gating methods for these circuit techniques. The proposed
circuit techniques are applied to NAND and NOR inverters and the results are compared with earlier
inverter leakage minimization techniques. All low leakage models of inverters are designed and
simulated in Tanner Tool environment using 65 nm CMOS Technology (1volt) technologies. Average
power, Leakage power, sleep transistor
Eat105 chapter 2
This document defines and discusses various types of final circuits and their load estimations. It begins by defining a final circuit and outlet. It then discusses 7 types of final circuits: 1) circuits feeding fixed equipment or 2A sockets, 2) circuits feeding 13A sockets (BS 1363), 3) circuits feeding sockets (BS 196), 4) circuits feeding sockets (BS EN 60309-2), 5) circuits feeding fluorescent or discharge lighting, 6) circuits feeding motors, and 7) circuits feeding cookers. For each type, it provides details on load assumptions, cable sizing, and protection device ratings based on IEE guidelines. It also discusses diversity factor and defines maximum demand.
Network Modelling for Harmonic Studies
Network Modelling for Harmonic Studies
Introduction
Study Domain and Modelling Approaches
Classical Network Element Models
Power Electronic Based Network Element Models
General Considerations for Harmonic Studies
Conclusions
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
This project aimed to develop and validate a prototype EMC simulation tool called PRESTO_CNT. The tool allows predictive analysis of EMC problems on PCBs and optimization of critical tracks through simulation. It was tested on a lights control PCB from Magneti Marelli, comparing simulations of injected noise to measurements. The results demonstrated the viability of the tool and showed good agreement between simulation and measurement. The tool and EMC modeling methodology developed in this project could help improve PCB design processes and reduce product development time at Magneti Marelli.
Protection and local control of HVDC grids
Development of DC systems in the late 19th century
AC solutions came somewhat later
But AC systems (50 or 60 Hz) became the standard in the world
Simple transformation between different Voltage levels
Short circuit current interruption
Limited interest for DC in the second half of the 20th century
Increased interest in the last years
Renewable energy sources
Offshore solutions
Br044426429
Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
VLSI IEEE Transaction 2018 - IEEE Transaction
VLSI IEEE Transaction 2018, BUY VLSI Projects on On-line, VLSI Latest Projects on On-line, VLSI Low Power Projects, VLSI High Speed Projects, VLSI Area Efficient Projects, VLSI Image processing Projects, VLSI Back-end projects, XILINX software projects, Modelsim Software projects, Quartus software projects, Tanner eda projects, Microwind & DSCH3 Projects
Power factor correction
This document provides guidelines for the design and production of low voltage power factor correction cubicles. It discusses key considerations for component selection and installation, including applicable standards, effects of harmonics, capacitor and reactor selection, contactor requirements, protection devices, power factor controller functions, and testing procedures. The document aims to help panel builders design and produce power factor correction panels that comply with relevant standards and address specific application needs and constraints.
AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...
This paper present area efficient layout designs for 3.3GigaHertz (GHz) Phase Locked loop (PLL) with four multiple output. Effort has been taken to design Low Power Phase locked loop with multiple output, using VLSI technology. VLSI Technology includes process design, trends, chip fabrication, real circuit parameters, circuit design, electrical characteristics, configuration building blocks, switching circuitry, translation onto silicon, CAD and practical experience in layout design. The proposed PLL is designed using 45 nm CMOS/VLSI technology with microwind 3.1. This software allows designing and simulating an integrated circuit at physical description level. The main novelties related to the 45 nm technology are the high-k gate oxide, metal gate and very low-k interconnect dielectric. The effective gate length required for 45 nm technology is 25nm. Low Power (0.211miliwatt) phase locked loop with four multiple outputs as PLL8x, PLL4x, PLL2x, & PLL1x of 3.3 GHz, 1.65 GHz, 0.825 GHz, and 0.412 GHz respectively is obtained using 45 nm VLSI technology.
More Related Content
Viewers also liked
VERY USEFUL EXCEL SHEET
The document contains details of various ICICI bank branches located across different cities in India. It lists the branch name, address and city for 1577 bank branches located in Mumbai. The branches are located in various neighborhoods spread across Mumbai with addresses providing local landmarks for easy identification.
Lv switchgear & lv cable sizing
The document discusses low voltage switchgear and cable sizing. It provides information on governing standards, system parameters, construction details of LV switchgear including busbars and components. It discusses fixed and drawout construction types. It also covers IP ratings, cable sizing criteria and applications of LV switchgear and cables in industrial, domestic and commercial load distribution systems.
Electrical Room Layout
The document describes the progression of an architectural model of an electrical room created in AutoCAD MEP 2009. It starts with basic steel beams and electrical equipment and adds more components like conduit and supports over multiple iterations. The final model includes all electrical equipment and conduit feeds and is fully detailed.
Load list calculation
This is one of the method to calculate loads. It is basiclly important before starting design to measure cabel size and orther electrical equipment.
Basic Control Valve Sizing and Selection
In this day and age of automated computer control valve sizing, the logic and theories behind it are invisible. In his presentation, Al Holton of Allagash Valve & Controls will look at the basic principles that apply and how they affect the application and installation of a wide range of control valve types. He will also review the reasoning behind valve type selection.
Electrical Systems in a Building
This document discusses electrical systems in buildings. It covers topics like electricity generation, distribution circuits, wiring systems, earthing systems, domestic supply, electrical appliances and electric installations. The key points are:
- Electricity is generated using water or fossil fuels and transmitted through transformers at high voltages to reduce losses.
- Buildings are supplied electricity through single or three phase distribution depending on the load. Wiring systems include cleat, casing, conduit and surface wiring.
- Earthing systems provide protection against faults and lightning. Two classes of protection are used.
- Electrical appliances convert electricity to light, heat and power for uses like lighting, cooking and entertainment.
- Proper planning, design
Viewers also liked (6)
Similar to Sizing the neutral in harmonic-rich environments
Neutral sizing - Power cable
The document discusses neutral sizing for electrical systems considering harmonic currents. It covers technical standard prescriptions from IEC 60364-5-52 allowing for smaller neutral conductor sizing if maximum harmonic neutral current is not greater than the reduced cross section. An example calculation is shown applying the criteria to different load scenarios. Typical harmonic contents are listed for sources like electronic loads, fluorescent lamps, and arc furnaces.
Raiway applications rolling stock rules for installation of wire harness
The document provides technical requirements for wire harnesses in railway applications. It defines what a wire harness is and discusses requirements around selection of wire types and sizes, bundling, flexibility, markings, and testing. It outlines general technical requirements such as voltage ratings, current loads, insulation, bend radii. Requirements are also provided for production, maintenance, safety separation of wiring, and EMC compliance.
Thinking Matters Poster
This project involves building a model of an auto-sectionalizing transmission line to demonstrate fault isolation techniques to students. It uses an Arduino, current sensors, and 12 relays to simulate a 208V 3-phase transmission line with 3 buses arranged in a T-shape. When the current sensors detect a ground fault on a bus, the Arduino will open and close the relays to isolate the fault and protect the load. The goals are to create a functioning model that can simulate real-world faults and be interfaced safely in the classroom. It is hoped that exposing students to this technology will benefit their engineering education and skills.
Fixed-Outline 3-D IC Floor planning with TSV Co-Placement
This document describes a new digital input/output power configurable pad (CPAD) circuit for a wafer-scale prototyping platform. The CPAD can provide different standard voltage levels and includes a fast load regulation circuit merged with a high-speed digital I/O. It achieves good voltage regulation performance while offering configurable operation and low power consumption. The CPAD circuit is designed to meet the stringent area and power constraints required for integration into the wafer-scale prototyping platform, which contains over 1 million pads and aims to rapidly prototype electronic systems by interconnecting user integrated circuits deposited on its surface.
Profi bus DATA SHEET
The document provides information on Profibus fieldbus connectors:
- The connectors are available in aluminum and stainless steel housings for connecting 1-8 measuring devices to a Profibus trunk line via spur lines.
- They feature tension clamp connection technology, overvoltage protection, fusing for individual spur lines, EMC cable glands, and M12 connectors.
- Variants are available for Profibus-DP and Profibus-PA networks with different technical specifications and connection options.
- Accessories and ordering information is provided for the Profibus connectors.
DESIGN OF A LOW POWER MULTIBAND CLOCK DISTRIBUTION CIRCUIT USING SINGLE PHASE...
The clock distribution network consumes nearly 70% of the total power consumed by the integrated circuit since
this is the only signal which has the highest switching activity. Normally for a multiband clock domain network
we develop a multiple PLL to cater the need. This project aim for developing a low power true single phase
clock(TSPC) multiband network which will supply for the multi clock domain network. In this paper, a wide
band 2/3 prescaler is verified in the design of proposed wide band multimodulus 32/33/47/48 or 64/65/78/79
prescaler. A dynamic logic multiband flexible integer-n divider based on pulse swallow topology is proposed
which uses a low power wide band 2/3 prescaler and a wide band multimodulus 32/33/47/48 or 64/65/78/79
prescaler. Since the multimodulus 32/33/47/48 or 64/65/78/79 prescaler has a maximum operating frequency of
6.2GHz, the values of P and S counters can actually be programmed to divide over the whole range of
frequencies. However the P and S counter are programmed accordingly. The proposed multiband flexible
divider also uses an improved loadable bit cell for swallow counter and consumes a power of 0.96 and 2.2mW.
This project is highly useful and recommended for communication applications like Bluetooth, Zigbee, IEEE
802.15.4 and 802.11 a/b/g WLAN frequency synthesizers which are proposed based on pulse swallow topology.
This design is modelled using Verilog simulated tool „MODELSIM 6.4b‟ and implemented and synthesized
using „Xilinx ISE 10.1‟.
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
In the nanometer range design technologies static power consumption is very important
issue in present peripheral devices. In the CMOS based VLSI circuits technology is scaling towards
down in respect of size and achieving higher operating speeds. We have also considered these
parameters such that we can control the leakage power. As process model design are getting smaller
the density of device increases and threshold voltage as well as oxide thickness decrease to maintain
the device performance. In this article two novel circuit techniques for reduction leakage current in
NAND and NOR inverters using novel sleepy and sleepy property are investigated. We have proposed a
design model that has significant reduction in power dissipation during inactive (standby) mode of
operation compared to classical power gating methods for these circuit techniques. The proposed
circuit techniques are applied to NAND and NOR inverters and the results are compared with earlier
inverter leakage minimization techniques. All low leakage models of inverters are designed and
simulated in Tanner Tool environment using 65 nm CMOS Technology (1volt) technologies. Average
power, Leakage power, sleep transistor
Eat105 chapter 2
This document defines and discusses various types of final circuits and their load estimations. It begins by defining a final circuit and outlet. It then discusses 7 types of final circuits: 1) circuits feeding fixed equipment or 2A sockets, 2) circuits feeding 13A sockets (BS 1363), 3) circuits feeding sockets (BS 196), 4) circuits feeding sockets (BS EN 60309-2), 5) circuits feeding fluorescent or discharge lighting, 6) circuits feeding motors, and 7) circuits feeding cookers. For each type, it provides details on load assumptions, cable sizing, and protection device ratings based on IEE guidelines. It also discusses diversity factor and defines maximum demand.
Network Modelling for Harmonic Studies
Network Modelling for Harmonic Studies
Introduction
Study Domain and Modelling Approaches
Classical Network Element Models
Power Electronic Based Network Element Models
General Considerations for Harmonic Studies
Conclusions
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
This project aimed to develop and validate a prototype EMC simulation tool called PRESTO_CNT. The tool allows predictive analysis of EMC problems on PCBs and optimization of critical tracks through simulation. It was tested on a lights control PCB from Magneti Marelli, comparing simulations of injected noise to measurements. The results demonstrated the viability of the tool and showed good agreement between simulation and measurement. The tool and EMC modeling methodology developed in this project could help improve PCB design processes and reduce product development time at Magneti Marelli.
Protection and local control of HVDC grids
Development of DC systems in the late 19th century
AC solutions came somewhat later
But AC systems (50 or 60 Hz) became the standard in the world
Simple transformation between different Voltage levels
Short circuit current interruption
Limited interest for DC in the second half of the 20th century
Increased interest in the last years
Renewable energy sources
Offshore solutions
Br044426429
Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
VLSI IEEE Transaction 2018 - IEEE Transaction
VLSI IEEE Transaction 2018, BUY VLSI Projects on On-line, VLSI Latest Projects on On-line, VLSI Low Power Projects, VLSI High Speed Projects, VLSI Area Efficient Projects, VLSI Image processing Projects, VLSI Back-end projects, XILINX software projects, Modelsim Software projects, Quartus software projects, Tanner eda projects, Microwind & DSCH3 Projects
Power factor correction
This document provides guidelines for the design and production of low voltage power factor correction cubicles. It discusses key considerations for component selection and installation, including applicable standards, effects of harmonics, capacitor and reactor selection, contactor requirements, protection devices, power factor controller functions, and testing procedures. The document aims to help panel builders design and produce power factor correction panels that comply with relevant standards and address specific application needs and constraints.
AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...
This paper present area efficient layout designs for 3.3GigaHertz (GHz) Phase Locked loop (PLL) with four multiple output. Effort has been taken to design Low Power Phase locked loop with multiple output, using VLSI technology. VLSI Technology includes process design, trends, chip fabrication, real circuit parameters, circuit design, electrical characteristics, configuration building blocks, switching circuitry, translation onto silicon, CAD and practical experience in layout design. The proposed PLL is designed using 45 nm CMOS/VLSI technology with microwind 3.1. This software allows designing and simulating an integrated circuit at physical description level. The main novelties related to the 45 nm technology are the high-k gate oxide, metal gate and very low-k interconnect dielectric. The effective gate length required for 45 nm technology is 25nm. Low Power (0.211miliwatt) phase locked loop with four multiple outputs as PLL8x, PLL4x, PLL2x, & PLL1x of 3.3 GHz, 1.65 GHz, 0.825 GHz, and 0.412 GHz respectively is obtained using 45 nm VLSI technology.
Design and Implementation of Low Power 3-Bit Flash ADC Using 180nm CMOS Techn...
Analog-to-digital converter has become a very important device in today’s digitized world as they have a very
wide variety of applications. Among all the ADC’s available, the Flash ADC is the fastest one but a main
disadvantage of Flash ADC is its power consumption. So, this paper aims at implementing a low power high
speed Flash ADC. A 3-bit Flash ADC has been designed using CMOS technology. A two stage open loop
comparator and a priority encoder have been implemented using which the ADC has been designed. All the
circuits are simulated using 180nm technology in Tanner EDA environment. The supply voltage Vdd is
1.8v.Analog output of each comparator depending upon the comparison between the input and the reference
voltage is fed to the encoder and finally the compressed digital output is obtained. The power dissipation of
each circuit implemented is calculated individually including other parameters like are, resolution gain and
speed.
BEAMA Best Practice Guide to Cable Ladder & Cable Tray Systems
This document provides guidance on best practices for installing cable ladder and cable tray systems, including channel support systems. It covers topics such as packing, handling and storage of materials, installation procedures, structural characteristics and support systems, cable installation guidelines, environmental considerations, health and safety practices, maintenance, sustainability, and applicable standards. The intended audience includes those involved in the design, specification, procurement, installation and maintenance of these cable support systems.
Harmonic current reduction by using the super lift boost converter for two st...
The document discusses using a super lift boost converter to reduce harmonic current in a two-stage single-phase inverter. A super lift boost converter has faster performance than a standard DC-DC converter and can boost input voltage. It allows for increased voltage loop gain compared to a cascade boost converter with no conversion losses. The paper experimentally verifies this approach using a PIC microcontroller and other hardware components like MOSFETs and voltage regulators. Firefly optimization algorithms are also used in the simulation to reduce complexity and oscillations for maximum power point tracking. The conclusion is that the super lift boost converter reduces harmonics compared to a standard DC-DC converter with fast performance and reduced conversion time.
Thesis presentation
The document summarizes the design, analysis, and simulation of a Schottky diode-based sampling circuit for a 40 Gbps electronic time-division demultiplexer. The circuit uses a double diode configuration for sampling and undersampling theory to demultiplex the input signal. Bandwidth optimization is performed through analytic calculations and simulations. Layout design achieves 55 GHz bandwidth with a distance of 250 um between the capacitor and diode. Flip-chip bonding affects performance above 50 GHz. Future work includes using diodes with lower capacitance and compensating for flip-chip effects above 40 Gbps.
Similar to Sizing the neutral in harmonic-rich environments (20)
Raiway applications rolling stock rules for installation of wire harness
Raiway applications rolling stock rules for installation of wire harness
Fixed-Outline 3-D IC Floor planning with TSV Co-Placement
Fixed-Outline 3-D IC Floor planning with TSV Co-Placement
DESIGN OF A LOW POWER MULTIBAND CLOCK DISTRIBUTION CIRCUIT USING SINGLE PHASE...
DESIGN OF A LOW POWER MULTIBAND CLOCK DISTRIBUTION CIRCUIT USING SINGLE PHASE...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...
AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...
Design and Implementation of Low Power 3-Bit Flash ADC Using 180nm CMOS Techn...
Design and Implementation of Low Power 3-Bit Flash ADC Using 180nm CMOS Techn...
BEAMA Best Practice Guide to Cable Ladder & Cable Tray Systems
BEAMA Best Practice Guide to Cable Ladder & Cable Tray Systems
Harmonic current reduction by using the super lift boost converter for two st...
Harmonic current reduction by using the super lift boost converter for two st...
More from Leonardo ENERGY
A new generation of instruments and tools to monitor buildings performance
What is the added value of monitoring the flexibility, comfort, and well-being of a building? How can occupants be better informed about the performance of their building? And how to optimize a building's maintenance?
The slides were presented during a webinar and roundtable with a focus on a new generation of instruments and tools to monitor buildings' performance, and their link with the Smart Readiness Indicator (SRI) for buildings as introduced in the EU's Energy Performance of Buildings Directive (EPBD).
Link to the recordings: https://youtu.be/ZCFhmldvRA0
Addressing the Energy Efficiency First Principle in a National Energy and Cli...
When designing energy and climate policies, EU Member States have to apply the Energy Efficiency First Principle: priority should be given to measures reducing energy consumption before other decarbonization interventions are adopted. This webinar summarizes elements of the energy and climate policy of Cyprus illustrating how national authorities have addressed this principle so far, and outline challenges towards its much more rigorous implementation that is required in the coming years.
Auctions for energy efficiency and the experience of renewables
Auctions are an emerging market-based policy instrument to promote energy efficiency that has started to gain traction in the EU and worldwide. This presentation provides an overview and comparison of several energy efficiency auctions and derives conclusions on the effects of design elements based on auction theory and on experiences of renewable energy auctions. We include examples from energy efficiency auctions in Brazil, Canada, Germany, Portugal, Switzerland, Taiwan, UK, and US.
A recording of this presentation can be viewed at:
https://youtu.be/aC0h4cXI9Ug
Energy efficiency first – retrofitting the building stock final
Retrofitting the building stock is a challenging undertaking in many respects - including costs. Can it nevertheless qualify as a measure under the Energy Efficiency First principle? Which methods can be applied for the assessment and what are the results in terms of the cost-effectiveness of retrofitting the entire residential building stock? How do the results differ for minimization of energy use, CO2 emissions and costs? And which policy conclusions can be drawn?
This presentation was used during the 18th webinar in the Odyssee-Mure on Energy Efficiency Academy on February 3, 2022.
A link to the recording: https://youtu.be/4pw_9hpA_64
How auction design affects the financing of renewable energy projects
Recording available at https://youtu.be/lPT1o735kOk
Renewable energy auctions might affect the financing of renewable energy (RE) projects. This webinar presents the results of the AURES II project exploring this topic. It discusses how auction designs ranging from bid bonds to penalties and remuneration schemes impact financing and discusses creating a low-risk auction support framework.
Energy Efficiency Funds in Europe (updated)
This presentation discusses the contribution of Energy Efficiency Funds to the financing of energy efficiency in Europe. The analysis is based on the MURE database on energy efficiency policies. As an example, the German Energy Efficiency Fund is described in more detail.
This is the 17th webinar in the Odyssee-Mure on Energy Efficiency Academy.
Recordings are available on: https://youtu.be/KIewOQCgQWQ
Energy Efficiency Funds in Europe
(see updated version of this presentation:
https://www.slideshare.net/sustenergy/energy-efficiency-funds-in-europe-updated)
The Energy Efficiency First Principle is a key pillar of the European Green Deal. A prerequisite for its widespread application is to secure financing for energy efficiency investments.
This presentation discusses the contribution of Energy Efficiency Funds to the financing of energy efficiency in Europe. The analysis is based on the MURE database on energy efficiency policies. As an example, the German Energy Efficiency Fund is described in more detail.
This is the 17th webinar in the Odyssee-Mure on Energy Efficiency Academy.
Recordings are available on: https://youtu.be/KIewOQCgQWQ
Five actions fit for 55: streamlining energy savings calculations
During the first year of the H2020 project streamSAVE, multiple activities were organized to support countries in developing savings estimations under Art.3 and Art.7 of the Energy Efficiency Directive (EED).
A fascinating output of the project so far is the “Guidance on Standardized saving methodologies (energy, CO2 and costs)” for a first round of five so-called Priority Actions. This Guidance will assist EU member states in more accurately calculating savings for a set of new energy efficiency actions.
This webinar presents this Guidance and other project findings to the broader community, including industry and markets.
AGENDA
14:00 Introduction to streamSAVE
(Nele Renders, Project Coordinator)
14:10 Views from the EU Commission and the link with Fit-for-55 (Anne-Katherina Weidenbach, DG ENER)
14:20 The streamSAVE guidance and its platform illustrated (Elisabeth Böck, AEA)
14:55 A view from industry: What is the added value of streamSAVE (standardized) methods in frame of the EED (Conor Molloy, AEMS ECOfleet)
14:55 Country experiences: the added value of standardized methods (Elena Allegrini, ENEA, Italy)
The recordings of the webinar can be found on https://youtu.be/eUht10cUK1o
Recent energy efficiency trends in the EU
This webinar analyses energy efficiency trends in the EU for the period 2014-2019 and the impact of COVID-19 in 2020 (based on estimates from Enerdata).
The speakers present the overall trend in total energy supply and in final energy consumption, as well as details by sector, alongside macro-economic data. They will explain the main drivers of the variation in energy consumption since 2014 and determine the impact of energy savings.
Speakers:
Laura Sudries, Senior Energy Efficiency Analyst, Enerdata
Bruno Lapillonne, Scientific Director, Enerdata
The recordings of the presentation (webinar) can be viewed at:
https://youtu.be/8RuK5MroTxk
Energy and mobility poverty: Will the Social Climate Fund be enough to delive...
Prior to the current soaring energy prices across Europe, the European Commission proposed, as part of the FitFor55 climate and energy package, the EU Social Climate Fund to mitigate the expected social impact of extending the EU ETS to transport and heating.
The report presented in this webinar provides an update of the European Energy Poverty Index, published for the first time in 2019, which shows the combined effect of energy and mobility poverty across Member States. Beyond the regular update of the index, the report provides analysis of the existing EU policy framework related to energy and transport poverty. France is used as a case study given the “yellow vest” movement, which was triggered by the proposed carbon tax on fuels.
Watch the recordings of the webinar:
https://youtu.be/i1Jdd3H05t0
Does the EU Emission Trading Scheme ETS Promote Energy Efficiency?
This policy brief analyzes the main interacting mechanisms between the Energy Efficiency Directive (EED) and the EU Emission Trading Scheme (ETS). It presents a detailed top-down approach, based on the ODYSSEE energy indicators, to identify energy savings from the EU ETS.
The main task consists in isolating those factors that contribute to the change in energy consumption of industrial branches covered by the EU ETS, and the energy transformation sector (mainly the electricity sector).
Speaker:
Wolfgang Eichhammer (Head of the Competence Center Energy Policy and Energy Markets @Fraunhofer Institute for Systems and Innovation Research ISI)
The recordings of this webinar can be watched via:
https://youtu.be/TS6PxIvtaKY
Energy efficiency, structural change and energy savings in the manufacturing ...
- Structural changes in manufacturing have significantly reduced energy consumption in Denmark since 1990 through growth in lower intensity sectors like food production.
- Energy efficiency improvements also contributed, especially from 2010-2014, lowering consumption alongside structural changes.
- A decomposition analysis found that decreases in consumption from 2006-2014 were mainly from structural effects in the first half, and efficiency gains in the latter half.
- Reported energy savings from Denmark's energy efficiency obligation scheme align with estimated efficiency improvements, though some autonomous gains likely occurred too.
Energy Sufficiency Indicators and Policies (Lea Gynther, Motiva)
This policy brief looks at questions ‘how to measure energy sufficiency’, ‘which policies and measures can be used to address energy sufficiency’ and ‘how they are used in Europe today’.
Energy sufficiency refers to a situation where everyone has access to the energy services they need, whilst the impacts of the energy system do not exceed environmental limits. The level of ambition needed to address energy sufficiency is higher than in the case of energy efficiency.
This is the 13th edition of the Odyssee-Mure on Energy Efficiency Academy, and number 519 in the Leonardo ENERGY series. The recording of the live presentation can be found on https://www.youtube.com/watch?v=jEAdYbI0wDI&list=PLUFRNkTrB5O_V155aGXfZ4b3R0fvT7sKz
The Super-efficient Equipment and Appliance Deployment (SEAD) Initiative Prod...
The Super-efficient Equipment and Appliance Deployment (SEAD) Initiative Product Efficiency Call to Action, by Melanie Slade - IEA and Nicholas Jeffrey - UK BEIS
Modelling and optimisation of electric motors with hairpin windings
Modelling and optimisation of electric motors with hairpin windings, by Shaoshen Xue - Motor Design Limited
Casting zero porosity rotors
Breuckmann eMobility GmbH develops innovative rotor casting technology called Zero Porosity Rotor (ZPR) for electric vehicle induction motors. ZPR uses laminar squeeze casting to produce rotors with zero porosity, allowing for superior mechanical properties, higher electrical conductivity, and maximum process stability compared to industry standard rotors. Key advantages of ZPR rotors include up to 12.5% higher maximum rotational speed, 35% higher electrical conductivity, and ability to withstand 25% higher circumferential bursting speeds. Breuckmann has partnerships for motor testing, slot geometry design, and received EU funding to develop high-speed motor concepts using its ZPR technology.
Direct coil cooling through hollow wire
dynamic E flow GmbH provides high-tech electric machines and solutions for extreme applications. Their capcooltech® motor features direct winding cooling that enables current densities up to 100A/mm2 and overload capacities. Testing shows the capcooltech® design maintains temperatures 40°C lower and heats 10 times faster than conventional cooling. The direct cooling test bench demonstrates capcooltech® motors can achieve maximum power density, temperature resistance, precision, and dynamics even in harsh conditions like vacuum or high temperatures.
Motor renovation - Potential savings and views from various EU Member States
Motor renovation - Potential savings and views from various EU Member States, by Tomas Jezdinsky - European Copper Institute
The need for an updated European Motor Study - key findings from the 2021 US...
The document calls for an updated assessment of the electric motor system market in Europe, as the existing data is over 20 years old. It notes several changes in the market since then, including new efficient motor technologies, lower costs for power electronics, and increased digitization. The document highlights findings from a recent 2021 US motor study, which found motors to be older than previously estimated and significant improvements in load factors and variable speed drive penetration compared to past studies. It concludes that a new comprehensive assessment is needed to identify large potential electricity savings and inform policies to accelerate market transformation.
Efficient motor systems for a Net Zero world, by Conrad U. Brunner - Impact E...
1) The document discusses the need for efficient electric motor systems to achieve net-zero emissions by 2050, as electricity will be the main energy supplier without fossil fuels or nuclear.
2) It provides examples of how industry can achieve efficiency savings of 50-70% through measures like downsizing components, direct drive systems, and load control.
3) A case study shows how converting an oversized 10kW system to a smaller, variable speed, direct drive setup with efficient components achieves 82% energy savings and a payback period of just one year.
More from Leonardo ENERGY (20)
A new generation of instruments and tools to monitor buildings performance
A new generation of instruments and tools to monitor buildings performance
Addressing the Energy Efficiency First Principle in a National Energy and Cli...
Addressing the Energy Efficiency First Principle in a National Energy and Cli...
Auctions for energy efficiency and the experience of renewables
Auctions for energy efficiency and the experience of renewables
Energy efficiency first – retrofitting the building stock final
Energy efficiency first – retrofitting the building stock final
How auction design affects the financing of renewable energy projects
How auction design affects the financing of renewable energy projects
Five actions fit for 55: streamlining energy savings calculations
Five actions fit for 55: streamlining energy savings calculations
Energy and mobility poverty: Will the Social Climate Fund be enough to delive...
Energy and mobility poverty: Will the Social Climate Fund be enough to delive...
Does the EU Emission Trading Scheme ETS Promote Energy Efficiency?
Does the EU Emission Trading Scheme ETS Promote Energy Efficiency?
Energy efficiency, structural change and energy savings in the manufacturing ...
Energy efficiency, structural change and energy savings in the manufacturing ...
Energy Sufficiency Indicators and Policies (Lea Gynther, Motiva)
Energy Sufficiency Indicators and Policies (Lea Gynther, Motiva)
The Super-efficient Equipment and Appliance Deployment (SEAD) Initiative Prod...
The Super-efficient Equipment and Appliance Deployment (SEAD) Initiative Prod...
Modelling and optimisation of electric motors with hairpin windings
Modelling and optimisation of electric motors with hairpin windings
Motor renovation - Potential savings and views from various EU Member States
Motor renovation - Potential savings and views from various EU Member States
The need for an updated European Motor Study - key findings from the 2021 US...
The need for an updated European Motor Study - key findings from the 2021 US...
Efficient motor systems for a Net Zero world, by Conrad U. Brunner - Impact E...
Efficient motor systems for a Net Zero world, by Conrad U. Brunner - Impact E...
Recently uploaded
TrustArc Webinar - 2024 Global Privacy Survey
How does your privacy program stack up against your peers? What challenges are privacy teams tackling and prioritizing in 2024?
In the fifth annual Global Privacy Benchmarks Survey, we asked over 1,800 global privacy professionals and business executives to share their perspectives on the current state of privacy inside and outside of their organizations. This year’s report focused on emerging areas of importance for privacy and compliance professionals, including considerations and implications of Artificial Intelligence (AI) technologies, building brand trust, and different approaches for achieving higher privacy competence scores.
See how organizational priorities and strategic approaches to data security and privacy are evolving around the globe.
This webinar will review:
- The top 10 privacy insights from the fifth annual Global Privacy Benchmarks Survey
- The top challenges for privacy leaders, practitioners, and organizations in 2024
- Key themes to consider in developing and maintaining your privacy program
Climate Impact of Software Testing at Nordic Testing Days
My slides at Nordic Testing Days 6.6.2024
Climate impact / sustainability of software testing discussed on the talk. ICT and testing must carry their part of global responsibility to help with the climat warming. We can minimize the carbon footprint but we can also have a carbon handprint, a positive impact on the climate. Quality characteristics can be added with sustainability, and then measured continuously. Test environments can be used less, and in smaller scale and on demand. Test techniques can be used in optimizing or minimizing number of tests. Test automation can be used to speed up testing.
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
Maruthi Prithivirajan, Head of ASEAN & IN Solution Architecture, Neo4j
Get an inside look at the latest Neo4j innovations that enable relationship-driven intelligence at scale. Learn more about the newest cloud integrations and product enhancements that make Neo4j an essential choice for developers building apps with interconnected data and generative AI.
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Discover how MongoDB Atlas and vector search technology can revolutionize your application's search capabilities. This comprehensive presentation covers:
* What is Vector Search?
* Importance and benefits of vector search
* Practical use cases across various industries
* Step-by-step implementation guide
* Live demos with code snippets
* Enhancing LLM capabilities with vector search
* Best practices and optimization strategies
Perfect for developers, AI enthusiasts, and tech leaders. Learn how to leverage MongoDB Atlas to deliver highly relevant, context-aware search results, transforming your data retrieval process. Stay ahead in tech innovation and maximize the potential of your applications.
#MongoDB #VectorSearch #AI #SemanticSearch #TechInnovation #DataScience #LLM #MachineLearning #SearchTechnology
Securing your Kubernetes cluster_ a step-by-step guide to success !
Today, after several years of existence, an extremely active community and an ultra-dynamic ecosystem, Kubernetes has established itself as the de facto standard in container orchestration. Thanks to a wide range of managed services, it has never been so easy to set up a ready-to-use Kubernetes cluster.
However, this ease of use means that the subject of security in Kubernetes is often left for later, or even neglected. This exposes companies to significant risks.
In this talk, I'll show you step-by-step how to secure your Kubernetes cluster for greater peace of mind and reliability.
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AIVladimir Iglovikov, Ph.D.
Presented by Vladimir Iglovikov:
- https://www.linkedin.com/in/iglovikov/
- https://x.com/viglovikov
- https://www.instagram.com/ternaus/
This presentation delves into the journey of Albumentations.ai, a highly successful open-source library for data augmentation.
Created out of a necessity for superior performance in Kaggle competitions, Albumentations has grown to become a widely used tool among data scientists and machine learning practitioners.
This case study covers various aspects, including:
People: The contributors and community that have supported Albumentations.
Metrics: The success indicators such as downloads, daily active users, GitHub stars, and financial contributions.
Challenges: The hurdles in monetizing open-source projects and measuring user engagement.
Development Practices: Best practices for creating, maintaining, and scaling open-source libraries, including code hygiene, CI/CD, and fast iteration.
Community Building: Strategies for making adoption easy, iterating quickly, and fostering a vibrant, engaged community.
Marketing: Both online and offline marketing tactics, focusing on real, impactful interactions and collaborations.
Mental Health: Maintaining balance and not feeling pressured by user demands.
Key insights include the importance of automation, making the adoption process seamless, and leveraging offline interactions for marketing. The presentation also emphasizes the need for continuous small improvements and building a friendly, inclusive community that contributes to the project's growth.
Vladimir Iglovikov brings his extensive experience as a Kaggle Grandmaster, ex-Staff ML Engineer at Lyft, sharing valuable lessons and practical advice for anyone looking to enhance the adoption of their open-source projects.
Explore more about Albumentations and join the community at:
GitHub: https://github.com/albumentations-team/albumentations
Website: https://albumentations.ai/
LinkedIn: https://www.linkedin.com/company/100504475
Twitter: https://x.com/albumentationsCosa hanno in comune un mattoncino Lego e la backdoor XZ?
ABSTRACT: A prima vista, un mattoncino Lego e la backdoor XZ potrebbero avere in comune il fatto di essere entrambi blocchi di costruzione, o dipendenze di progetti creativi e software. La realtà è che un mattoncino Lego e il caso della backdoor XZ hanno molto di più di tutto ciò in comune.
Partecipate alla presentazione per immergervi in una storia di interoperabilità, standard e formati aperti, per poi discutere del ruolo importante che i contributori hanno in una comunità open source sostenibile.
BIO: Sostenitrice del software libero e dei formati standard e aperti. È stata un membro attivo dei progetti Fedora e openSUSE e ha co-fondato l'Associazione LibreItalia dove è stata coinvolta in diversi eventi, migrazioni e formazione relativi a LibreOffice. In precedenza ha lavorato a migrazioni e corsi di formazione su LibreOffice per diverse amministrazioni pubbliche e privati. Da gennaio 2020 lavora in SUSE come Software Release Engineer per Uyuni e SUSE Manager e quando non segue la sua passione per i computer e per Geeko coltiva la sua curiosità per l'astronomia (da cui deriva il suo nickname deneb_alpha).
Communications Mining Series - Zero to Hero - Session 1
This session provides introduction to UiPath Communication Mining, importance and platform overview. You will acquire a good understand of the phases in Communication Mining as we go over the platform with you. Topics covered:
• Communication Mining Overview
• Why is it important?
• How can it help today’s business and the benefits
• Phases in Communication Mining
• Demo on Platform overview
• Q/A
Pushing the limits of ePRTC: 100ns holdover for 100 days
At WSTS 2024, Alon Stern explored the topic of parametric holdover and explained how recent research findings can be implemented in real-world PNT networks to achieve 100 nanoseconds of accuracy for up to 100 days.
20240605 QFM017 Machine Intelligence Reading List May 2024
Everything I found interesting about machines behaving intelligently during May 2024
Full-RAG: A modern architecture for hyper-personalization
Mike Del Balso, CEO & Co-Founder at Tecton, presents "Full RAG," a novel approach to AI recommendation systems, aiming to push beyond the limitations of traditional models through a deep integration of contextual insights and real-time data, leveraging the Retrieval-Augmented Generation architecture. This talk will outline Full RAG's potential to significantly enhance personalization, address engineering challenges such as data management and model training, and introduce data enrichment with reranking as a key solution. Attendees will gain crucial insights into the importance of hyperpersonalization in AI, the capabilities of Full RAG for advanced personalization, and strategies for managing complex data integrations for deploying cutting-edge AI solutions.
Mind map of terminologies used in context of Generative AI
Mind map of common terms used in context of Generative AI.
20 Comprehensive Checklist of Designing and Developing a Website
Dive into the world of Website Designing and Developing with Pixlogix! Looking to create a stunning online presence? Look no further! Our comprehensive checklist covers everything you need to know to craft a website that stands out. From user-friendly design to seamless functionality, we've got you covered. Don't miss out on this invaluable resource! Check out our checklist now at Pixlogix and start your journey towards a captivating online presence today.
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Join Maher Hanafi, VP of Engineering at Betterworks, in this new session where he'll share a practical framework to transform Gen AI prototypes into impactful products! He'll delve into the complexities of data collection and management, model selection and optimization, and ensuring security, scalability, and responsible use.
National Security Agency - NSA mobile device best practices
Threats to mobile devices are more prevalent and increasing in scope and complexity. Users of mobile devices desire to take full advantage of the features
available on those devices, but many of the features provide convenience and capability but sacrifice security. This best practices guide outlines steps the users can take to better protect personal devices and information.
Large Language Model (LLM) and it’s Geospatial Applications
Large Language Model (LLM) and it’s Geospatial Applications.
Presentation of the OECD Artificial Intelligence Review of Germany
Consult the full report at https://www.oecd.org/digital/oecd-artificial-intelligence-review-of-germany-609808d6-en.htm
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Effective Application Security in Software Delivery lifecycle using Deployment Firewall and DBOM
The modern software delivery process (or the CI/CD process) includes many tools, distributed teams, open-source code, and cloud platforms. Constant focus on speed to release software to market, along with the traditional slow and manual security checks has caused gaps in continuous security as an important piece in the software supply chain. Today organizations feel more susceptible to external and internal cyber threats due to the vast attack surface in their applications supply chain and the lack of end-to-end governance and risk management.
The software team must secure its software delivery process to avoid vulnerability and security breaches. This needs to be achieved with existing tool chains and without extensive rework of the delivery processes. This talk will present strategies and techniques for providing visibility into the true risk of the existing vulnerabilities, preventing the introduction of security issues in the software, resolving vulnerabilities in production environments quickly, and capturing the deployment bill of materials (DBOM).
Speakers:
Bob Boule
Robert Boule is a technology enthusiast with PASSION for technology and making things work along with a knack for helping others understand how things work. He comes with around 20 years of solution engineering experience in application security, software continuous delivery, and SaaS platforms. He is known for his dynamic presentations in CI/CD and application security integrated in software delivery lifecycle.
Gopinath Rebala
Gopinath Rebala is the CTO of OpsMx, where he has overall responsibility for the machine learning and data processing architectures for Secure Software Delivery. Gopi also has a strong connection with our customers, leading design and architecture for strategic implementations. Gopi is a frequent speaker and well-known leader in continuous delivery and integrating security into software delivery.
Recently uploaded (20)
Climate Impact of Software Testing at Nordic Testing Days
Climate Impact of Software Testing at Nordic Testing Days
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
Full-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalization
Mind map of terminologies used in context of Generative AI
Mind map of terminologies used in context of Generative AI
20 Comprehensive Checklist of Designing and Developing a Website
20 Comprehensive Checklist of Designing and Developing a Website
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
National Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practices
Large Language Model (LLM) and it’s Geospatial Applications
Large Language Model (LLM) and it’s Geospatial Applications
Presentation of the OECD Artificial Intelligence Review of Germany
Presentation of the OECD Artificial Intelligence Review of Germany
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Sizing the neutral in harmonic-rich environments
- 1. www.lpqi.org IEC 60364-5-52 Electrical installations of buildings – Part 5-52: Selection and erection of electrical equipment – Wiring systems Standard prescriptions LPQI is a member of Core partner LPQIves has been co-financed by Angelo Baggini – angelo.baggini@unibg.it Franco Bua - franco.bua@ecd.it Neutral conductor sizing
- 2. www.lpqi.org Standard prescriptions IEC 60364-5-52 Art. 524.3 For polyphase circuits where each phase conductor has a cross-sectional area greater than 16 mm2 in copper or 25 mm2 in aluminium, the neutral conductor may have a smaller cross-sectional area than that of the line conductors if the following conditions are simultaneously fulfilled: – the expected maximum current including harmonics, if any, in the neutral conductor during normal service is not greater than the current-carrying capacity of the reduced cross sectional area of the neutral conductor; – the neutral conductor is protected against overcurrents according to the rules of 431.2 of IEC 60364-4-43; – the size of the neutral conductor is at least equal to 16 mm2 in copper or 25 mm2 in aluminium.
- 3. www.lpqi.org Il mondo è cambiato per sempreThe world …
- 8. www.lpqi.org Non linear unbalanced loads Theorethical background
- 9. www.lpqi.org Theorethical background 3rd order harmonics
- 10. www.lpqi.org Sizing criteria IEC 60364-5-52 Annex D Reduction factors for harmonic currents in four-core and five-core cables Third harmonic content of phase current (%) Size selection is based on phase current Size selection is based on neutral current 0-15 1,00 - 15-33 0,86 - 33-45 - 0,86 45 - 1,00
- 11. www.lpqi.org installation method C Example Phases 3 design load 37,5 A Number of cores 4 Insulation EPR Installation method Clipped to a wall
- 12. www.lpqi.org Example Harmonics free environment – Cable size related to phase currents – ⇒ 4 mm2
- 13. www.lpqi.org Office # 1 3 h = 22% − IN = 37,5 · 0,22 · 3 = 24,7 A − IF = 37.5 A − IN < IF size related to phase current − Equivalent phase current: − ⇒ 6 mm2 (IEC 60364-5-52 tab. A.52-5 ) Example 6,43 86,0 5,37 =
- 14. www.lpqi.org Office # 2 3 h = 40% − IN = 37,5 · 0,4 · 3 = 45 A − IF = 37.5 A − IN > IF size related to neutral current − Equivalent neutral current: − ⇒ 10 mm2 (IEC 60364-5-52 tab. A.52-5 ) Example 3,52 86,0 45 =
- 15. www.lpqi.org Lighting equipment FLC 3 h = 72% + 9 h = 33,9% + … − IN = 37,5 · 1,30 · 3 = 146,2 A − IF = 37.5 A − IN > IF size related to neutral current − Equivalent neutral current: − ⇒ 35 mm2 (IEC 60364-5-52 tab. A.52-5 ) 2,146 1 2,146 = Example