SlideShare a Scribd company logo
International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163
Issue 09, Volume 4 (September 2017) www.ijirae.com
_________________________________________________________________________________________________
IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 |
ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91
IJIRAE © 2014- 17, All Rights Reserved Page -26
SIMPLE AND FAST METHOD FOR DESIGNING A
PROGRAMMABLE PSM MODE CONTROL OF A BUCK
CONVERTER
Abdellah El jounaidi, Daoud Wassad
Department of Electrical Engineering
Labo RITM, Hassan II University, Casablanca
Morocco
eljounaidi@hotmail.com; wassaddaoud@gmail.com
Manuscript History
Number: IJIRAE/RS/Vol.04/Issue09/SPAE10086
DOI: 10.26562/IJIRAE.2017.SPAE10086
Received: 20, August 2017
Final Correction: 30, August 2017
Final Accepted: 05, September 2017
Published: September 2017
Editor: Dr.A.Arul L.S, Chief Editor, IJIRAE, AM Publications, India
Copyright: ©2017 This is an open access article distributed under the terms of the Creative Commons Attribution
License, Which Permits unrestricted use, distribution, and reproduction in any medium, provided the original author
and source are credited.
Abstract--The control of a DC-DC converter is usually done through an analog or digital circuit. In this work, we
opted for a command controlled by a microcontroller. The PSM (Pulse Skipping Modulation) control is
implemented by software instead of the conventional control based on an electrical circuit comprising logic gates
and an external clock. The control program, implanted on a microcontroller dsPIC is translated directly from a
diagram realized under SIMULINK using the tool MPLAB SIMULINK BLOCKSET. The use of the ISIS / Proteus
simulator allowed us to compare the simulation results obtained from MATLAB and the practical electrical circuit
of the converter and its simulated control under ISIS / Proteus.
Keywords-- Buck converter, PSM control, MPLAB SIMULINK Blockset, dsPIC, ISIS/Proteus.
I. INTRODUCTION
DC-DC converters are generally based on power electronics components used as switches. They have a control
circuit which must act on the opening or closing of the switch according to a well-defined protocol and frequency.
These control devices are implanted in the form of analogue or digital circuits. Presently, we are moving towards a
programmed control which is managed by a programmable logic circuit. The advantage of this method is its
simplicity and versatility in comparison with a conventional control. The work presented falls within the scope of
the programmed control. The control mode chosen is Pulse Skipping Modulation Mode (PSM). This command is
carried out in the form of a logic circuit which is controlled by an external clock. In our case, this circuit will be
replaced by a program which must achieve the same result and which will be implanted on a dsPIC
microcontroller using a tool provided by the manufacturer of the microcontroller and integrated in MATLAB
software. The practical circuit diagram representing the converter and the dsPIC containing the control program
will be simulated under ISIS / Proteus and the results of this simulation will be compared with those obtained
using SIMULIN/MATLAB.
International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163
Issue 09, Volume 4 (September 2017) www.ijirae.com
_________________________________________________________________________________________________
IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 |
ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91
IJIRAE © 2014- 17, All Rights Reserved Page -27
II. BUCK CONVERTER AND PSM CONTROL
A. Buck Converter
The converter consists of a switch (MOSFET), a diode, an inductance coil L and a capacitor C with a resistive load
as shown in figure-1.
Figure-1. Buck Converter
The buck converter is controlled by a PSM type impulse control device [1],[2].
The adopted mode of operation is the continuous conduction mode (CCM) [3]-[5].
The PSM regulator which will supply the pulses to the switch will act on the converter according to the result of
comparison of the reference voltage (Vref) and the output voltage (Vo) taken at the load RL. It is introduced in the
form of a MATLAB function which will apply to the switch (MOSFET) a clock signal H. The clock frequency fh and
the duty cycle α remain fixed. When the load RL voltage Vo is lower than the reference voltage Vref, the pulse
train is sent to the switch, which will result in an increase in voltage and current across the load, that is the
charging period of the capacitor. When Vo exceeds Vref the pulses are blocked and the opening of the switch
causes discharge of the capacitor and consequently the decrease of the voltage across the load. When the voltage
Vo becomes lower than the reference voltage (Vref), the pulse train is applied again to the switch and the voltage
Vo increases. Thus, when the steady state is established, the voltage Vo will oscillate periodically around the
reference voltage (Vref) with a ripple whose amplitude will be greater or less according to the value of the load
resistor RL.
B. Modeling the PSM Function
The operating principle of the PSM control is summarized in the flow chart as shown in figure-2. Vref , Vo and H
represent the input variables of the function and D the output variable [6].
Figure-2. PSM function flow chart
When the steady state is established after a transient phase, the clock signal with period Th (frequency fh)and duty
cycle α will be applied to the MOSFET when Vo < Vref (charge period of the capacitor) and blocked in the opposite
case (period of discharge). During the charging period, the MOSFET transistor will be on during the time αTh and
blocked during the time (1-α) Th. If p is the number of cycles during which the clock signal is applied to the
transistor and q the number of cycles during which the clock signal is absent as shown in figure3, the switching
frequency fc of the MOSFET can be expressed by the relation [7],[8]:
(1)
Start
D = 0Vo < Vref
D = H
N
O
International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163
Issue 09, Volume 4 (September 2017) www.ijirae.com
_________________________________________________________________________________________________
IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 |
ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91
IJIRAE © 2014- 17, All Rights Reserved Page -28
Figure-3. Evolution of Vo and the PSM control signal in steady state
The modulation factor M is defined by the relation:
(2) ( 0 M 1 )
It is shown that in the case of the continuous conduction regime (CCM), the mean value of the voltage Vo applied
to the resistor RL is given by:
(3)
α is the duty cycle of the clock signal.
From the relation (6), the average current Io circulating through RL is deduced:
RL (4)
It can be seen that only the modulation factor M can vary since the other parameters are constant. It is this
variation which makes it possible to adjust the output voltage (Vo) to the reference voltage (Vref). It is also
established that to remain in the continuous conduction mode (CCM), the load resistor RL must satisfy the
condition:
(5)
For a given load RL , the inductance L must satisfy the condition:
(6)
In our simulation, we considered the load RL varies between 10 Ω and 100Ω, α = 0.9 and fh = 100kHz, Ve = 12V
and C = 100μF.
From the relation (6), the minimum value of L is deduced:
Lmin = 50µH
In the simulation we chose L = 200μH.
III. MATLAB SIMULATION OF PSM-CONTROLLED CONVERTER
A. Buck Converter unde SIMSCAPE
The electrical circuit of the converter and the PSM control function are realized under MATLAB / SIMULINK in the
form of two separate blocks, as shown in the figure-4:
Figure-4. PSM Buck converter and PSM control
The converter is realized under SIMSCAPE as shown in figure-5. The RDON resistance of the MOSFET is adjusted at
70mΩ. This value corresponds to the value of RDON of the MOSFET RF470 given by the manufacturer and used in
the simulation under ISIS/Proteus.
International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163
Issue 09, Volume 4 (September 2017) www.ijirae.com
_________________________________________________________________________________________________
IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 |
ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91
IJIRAE © 2014- 17, All Rights Reserved Page -29
Figure-5. Buck converter under SIMSCAPE
A. The PSM control
The PSM function which translates the flowchart of figure-2 is introduced in the form of a MATLAB function D = f
(Vref, Vo, H) whose inputs are the reference voltage (Vref), the output voltage (Vo) The clock signal (H). Output D
will send the clock signal H to the converter as long as Vo < Vref and block it when Vo > Vref.
Figure-6. PSM Function
The advantage of this software solution with respect to a hardware implantation is the simplification of the
control circuit. A single microcontroller containing the control program is sufficient instead of a circuit comprising
several logic gates and a clock circuit [9].
B. Converter response simulation
Figure-7 shows the evolution of the output voltage (Vo) and the control signal PSM. It should be noted that after a
transient phase the output voltage will tend towards the reference voltage with oscillations that are greater or less
depending on the value of the load, this is the steady state.
Figure-7. Evolution of Vo and the PSM signal versus time
The simulation also shows that the response time of the system (evolution of the output voltage Vo) is influenced
by the value of the load as seen in figure-8.
International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163
Issue 09, Volume 4 (September 2017) www.ijirae.com
_________________________________________________________________________________________________
IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 |
ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91
IJIRAE © 2014- 17, All Rights Reserved Page -30
Figure-8. Output voltage Vo for two values of RL
IV. IMPLEMENTATION OF THE CONTROL PROGRAM IN A DSPIC33 AND SIMULATION UNDER ISIS
A. Implementation of the control under MPLAB SIMULINK Blockset
The control part will be managed by a dsPIC33 according to the diagram in figure-9.
The control in PSM mode will be implemented in a microcontroller dsPIC33 (16 bits) of the Microchip family
whose external clock frequency can rise up to 80MHz. The voltages Vo and Vref are applied to two inputs of the
analog-to-digital converter integrated in the microcontroller and the output signal PSM is sent to a pin configured
at the output as indicated in figure 10 and will be applied subsequently to the gate of the MOSFET through a
driver [10], [11].
Figure-9. Buck converter and control circuit
The implementation of the PSM function is performed under version 3.39 of MPLAB Blockset for SIMULINK
installed in the SIMULINK tool of MATLAB2016b software used in this study.
Figure-10. PSM function under Mplab Simulink Blockset
International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163
Issue 09, Volume 4 (September 2017) www.ijirae.com
_________________________________________________________________________________________________
IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 |
ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91
IJIRAE © 2014- 17, All Rights Reserved Page -31
In our simulation, we used the dsPIC33FJ32MC204. This microcontroller belongs to the microchip dsPIC family,
performing very well with computing power which can reach 70 MIPS (70 million instructions per second) and
simulable under ISIS software. The compilation of the file under MPLABX using the xc16-v1.3 compiler will
generate a source file in C language and the corresponding object file. It is the object file who will be charged in
the program memoire of the dsPIC.
B. Complete circuit diagram under ISIS
The diagram of the circuit representing the converter and the control part (Figure-11) is carried out using the ISIS
software.
L1
200uH
D
15ETH06
R1
1
C1
100u
Ve
R6(1)
HIN
10
LIN
12
VB
6
HO
7
VS
5
LO
1
COM
2
SD
11
VC
3 U2
IR2112
D1
DIODE
R2
10
Q1
IRF540
C2
100n
C3
22u
D3
DIODE
R4
10K
RB2/CN6/RP2/AN4
23
RB3/CN7/RP3/AN5
24
RB6/CN24/RP6/ASCL1/EMUC3/PGEC3
42
RB10/CN16/RP10/PW M1H3/EMUD2/PGED2
8
RB11/CN15/RP11/PW M1L3/EMUC2/PGEC2
9
RB12/CN14/RP12/PWM1H2
10
RB13/CN13/RP13/PWM1L2
11
RB5/CN27/RP5/ASDA1/EMUD3/PGED3
41
MCLR
18
RA0/CN2/VREF+/AN0
19
RA1/CN3/VREF-/AN1
20
RA2/CN30/CLKI/OSCI
30
RA3/CN29/CLKO/OSCO
31
RA4/CN0/T1CK/SOSCO
34
RB0/CN4/RP0/C2IN-/AN2/EMUD1/PGED1
21
RB1/CN5/RP1/C2IN+/AN3/EMUC1/PGEC1
22
RB4/CN1/RP4/SOSCI
33
RB7/CN23/RP7/INT0
43
RB8/CN22/RP8/SCL1
44
RB9/CN21/RP9/SDA1
1
RB14/CN12/RP14/PWM1H1
14
RB15/CN11/RP15/PWM1L1
15
VCAP/VDDCORE
7
RA8/TDO
32
RA9/TDI
35
RA10/TMS
12
RA7/TCK
13
RC0/CN8/RP16/AN6
25
RC1/CN9/RP17/AN7
26
RC2/CN10/RP18/AN8
27
RC3/CN28/RP19
36
RC4/CN25/RP20
37
RC6/CN18/RP22/PWM2H1
2
RC7/CN17/RP23/PWM2L1
3
RC9/CN19/RP25
5
RC5/CN26/RP21
38
RC8/CN20/RP24
4
AVDD
17
AVSS
16
U1
DSPIC33FJ32MC204
R5
100k
R6
500K
R7
500K
R8
100K
Vo
R7(1)
U1(RC9/CN19/RP25)
Figure-11. Converter and control circuit under ISIS
The control of the MOSFET RF470 used in this simulation will be provided by the driver IR2112.
The voltage dividers by means of high-value resistors serve to divide the reference voltage (Vref) and the output
voltage (Vo) in the same proportions so that they do not exceed 5V, the maximum voltage accepted by the inputs
of the analog-to-digital converter. The influence of these resistances is negligible for values of RL not exceeding
100Ω.
C. Converter response simulation under ISIS
The ISIS simulation of the converter response to a voltage step of 12V and delayed by 1 millisecond is given in
figure-12. We note the appearance of a transitional phase before the establishment of the steady state.
Figure-12. Output voltage Vo and PSM signal under ISIS
Vref
Vo
PSM signal
transiant steady state
International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163
Issue 09, Volume 4 (September 2017) www.ijirae.com
_________________________________________________________________________________________________
IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 |
ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91
IJIRAE © 2014- 17, All Rights Reserved Page -32
V. COMPARISON OF THE SIMULATION RESULTS OBTAINED BY ISIS AND MATLAB
A. Response to a voltage step for different load values
Figures-13a, 13b and 13c shows a good concordance between the simulation results under MATLAB and the
simulation under ISIS with a slight offset between the curves and a larger peak of the simulated transient phase
under MATLAB. This slight difference can be explained by the fact that the simulation was carried out under
different simulators, with different assemblies, but the shape of the signal remains generally the same.
Figure-13a. Evolution of Vo for RL = 1Ω Figure-13b. Evolution of Vo for RL = 10Ω
Figure-13c. Evolution of Vo for RL = 50Ω
B. Converter response time
Figure-14 shows the response time of the converter for RL values between 10Ω and 100Ω.
Figure-14. Evolution of the response time versus RL under MATLAB and ISIS simulation
It is found that the curves are almost confounded for the low RL values and diverge lightly for high RL values.
However, the offset between the two curves is very small.
RL=1Ω RL=10Ω
RL=50Ω
International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163
Issue 09, Volume 4 (September 2017) www.ijirae.com
_________________________________________________________________________________________________
IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 |
ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91
IJIRAE © 2014- 17, All Rights Reserved Page -33
C. Ripple ratios
Figure-15 shows the ripple ratios of the output voltage Vo (τond )computed with the two simulators.
Figure-15. Evolution of the ripple ratio versus RL under MATLAB and ISIS simulation
It is observed that the ripple of the output voltage Vo decreases when the value of RL increases and the two
curves tend to get confused. The decrease of the ripple for the large RL values is a characteristic of the PSM mode
control [12].
VI. CONCLUSION
In this steady, we studied the behaviour of a buck converter controlled in PSM mode. The PSM control was
introduced as a MATLAB function instead of an electrical circuit consisting of logic gates and an external clock. The
advantage of this programmed control is its simplicity and flexibility, contrary to a conventional control. Thus, for
example, the clock frequency can be modified by programming without changing any components. The other
advantage is the economics of the components, so a simple microcontroller can replace all the electrical circuit of
the PSM control realized with a clock circuit and several logic gates. In order to program the PSM function, we
used the MPLAB Blockset for SIMULINK tool, a powerful tool that allows to directly translating the schema of a
circuit realized under SIMULINK into a program C, which will be compiled and loaded on a dsPIC. The use of this
tool greatly and efficiently simplifies the graphical realization under SIMULINK contrary to the conventional
methods. Finally, we used the ISIS simulator to test and execute the compiled and loaded control program on a
dsPIC33. The comparison of the "theoretical" results obtained under MATLAB and the "practical" results under
ISIS showed a good agreement between the results obtained. The next step will naturally be the practical
realization of the circuit and the comparison of the practical results with those presented in this study.
REFERENCES
1. S. Angkititrakul and H. Hu, “Design and analysis of buck converter with pulse-skipping modulation,” 2008 IEEE
Power Electronics Specialists Conference, Rhodes, 2008, pp. 1151-1156.
2. N. Lokesh and R. Thangam, “Computerized Soft-Start PSM Buck Converter,” Journal of Chemical and
Pharmaceutical Sciences, Special Issue 5, pp. 151-155 ,October 2016.
3. N. Mohan, M. Undeland and P. Robbins , Power Electronics: Converters, Applications, and Design, Ed. New
York : Wiley, 2002.
4. S. Kasat, “Analysis, Design and Modeling of DC-DC Converter Using Simulink, ”, M. Eng thesis, Oklahoma State
University, USA, Dec. 2004.
5. S. Zich, “Analysis and Design of Continuous Input Current Multiphase Interleaved Buck Converter,” M. Eng
thesis, California Polytechnic State University, USA, Jan. 2009.
6. A. El jounaidi, A. Sabir, A. Aboudou and D. Wassad. “Simulation sous MATLAB d’un Emulateur de Panneau
Photovoltaïque à base d’un Convertisseur Buck commandé en mode PSM”. Control, Energy and Electrical
Engineering . Issue 2 Vol.4, pp. 1-6 , April 2017
7. P. Luo , L.Y. Luo , and Z. Li , “Skip Cycle Modulation in Switching DC-DC Converter,” , ICCCAS.2002,Chengdu,
China, June 2002, pp. 716-719.
8. S. Ramamurthy, and P. Vanaja Ranjan, “Pulse Skipping Modulated Buck Converter - Modeling and Simulation,”,
Circuits and Systems vol.1 Issue 2, pp. 59-64, Oct. 2010.
9. S.Ramamurthy, and P.Vanaja Ranjan , “Modeling and Simulation of PSM DC-DC Buck Converter ,” International
Journal of Electrical and Electronics Engineering, Vol.4, Issue 8, pp. 546-549, 2010 .
10.A.D. Pathak , “Mosfet/Igbt drivers theory and applications,”, IXYS Corporation, Santa Clara , USA, 2001.
11. T.V. Nguyen. “ Circuit générique de commandes rapprochées pour l’électronique de puissance,” thesis,
Grenoble University, France. 2012.
12.S. Ramamurthy, and P. Vanaja Ranjan. “ Modeling and Simulation of PSM Buck Converter under DCM,”.
European Journal of Scientific Research. Vol.47 Issue 2. pp. 241-247.2010

More Related Content

What's hot

A Overlapping Carrier Based SPWM for a 5-Level Cascaded H-bridge Multilevel I...
A Overlapping Carrier Based SPWM for a 5-Level Cascaded H-bridge Multilevel I...A Overlapping Carrier Based SPWM for a 5-Level Cascaded H-bridge Multilevel I...
A Overlapping Carrier Based SPWM for a 5-Level Cascaded H-bridge Multilevel I...
IJPEDS-IAES
 
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
VLSICS Design
 
Coupled random PWM technique for dual inverter fed induction motor drive
Coupled random PWM technique for dual inverter fed induction motor driveCoupled random PWM technique for dual inverter fed induction motor drive
Coupled random PWM technique for dual inverter fed induction motor drive
International Journal of Power Electronics and Drive Systems
 
1913523 vanshika
1913523 vanshika1913523 vanshika
1913523 vanshika
VANSHIKAKUSHWAH
 
Harmonic Analysis of Three level Flying Capacitor Inverter
Harmonic Analysis of Three level Flying Capacitor InverterHarmonic Analysis of Three level Flying Capacitor Inverter
Harmonic Analysis of Three level Flying Capacitor Inverter
Mohd Esa
 
I010515361
I010515361I010515361
I010515361
IOSR Journals
 
Comparing of switching frequency on vector controlled asynchronous motor
Comparing of switching frequency on vector controlled asynchronous motorComparing of switching frequency on vector controlled asynchronous motor
Comparing of switching frequency on vector controlled asynchronous motor
ijscai
 
ENHANCEMENT OF FUNDAMENTAL RMS OUTPUT VOLTAGE OF 5-LEVEL CASCADED H-BRIDGE MU...
ENHANCEMENT OF FUNDAMENTAL RMS OUTPUT VOLTAGE OF 5-LEVEL CASCADED H-BRIDGE MU...ENHANCEMENT OF FUNDAMENTAL RMS OUTPUT VOLTAGE OF 5-LEVEL CASCADED H-BRIDGE MU...
ENHANCEMENT OF FUNDAMENTAL RMS OUTPUT VOLTAGE OF 5-LEVEL CASCADED H-BRIDGE MU...
IAEME Publication
 
A New Proposal for OFCC-based Instrumentation Amplifier
A New Proposal for OFCC-based Instrumentation AmplifierA New Proposal for OFCC-based Instrumentation Amplifier
A New Proposal for OFCC-based Instrumentation Amplifier
Yayah Zakaria
 
Performance Evaluation of a Three Phase Nine Level Inverter with Reduced Swit...
Performance Evaluation of a Three Phase Nine Level Inverter with Reduced Swit...Performance Evaluation of a Three Phase Nine Level Inverter with Reduced Swit...
Performance Evaluation of a Three Phase Nine Level Inverter with Reduced Swit...
Scientific Review
 
L021201085091
L021201085091L021201085091
L021201085091
theijes
 
Improved performance with fractional order control for asymmetrical cascaded ...
Improved performance with fractional order control for asymmetrical cascaded ...Improved performance with fractional order control for asymmetrical cascaded ...
Improved performance with fractional order control for asymmetrical cascaded ...
journalBEEI
 
Constant Frequency Torque Controller for DTC with Multilevel Inverter of Indu...
Constant Frequency Torque Controller for DTC with Multilevel Inverter of Indu...Constant Frequency Torque Controller for DTC with Multilevel Inverter of Indu...
Constant Frequency Torque Controller for DTC with Multilevel Inverter of Indu...
IJPEDS-IAES
 
Decoupled Inverter Fed - Open end Winding Induction Motor Drive for Three Le...
Decoupled Inverter Fed - Open end Winding Induction Motor  Drive for Three Le...Decoupled Inverter Fed - Open end Winding Induction Motor  Drive for Three Le...
Decoupled Inverter Fed - Open end Winding Induction Motor Drive for Three Le...
IJMER
 
54350108 metro-prototype-new
54350108 metro-prototype-new54350108 metro-prototype-new
54350108 metro-prototype-new
pomil
 
T04405112116
T04405112116T04405112116
T04405112116
IJERA Editor
 
Experimental Validation of Shared Inverter Topology to Drive Multi AC-Loads
Experimental Validation of Shared Inverter Topology to Drive Multi AC-Loads Experimental Validation of Shared Inverter Topology to Drive Multi AC-Loads
Experimental Validation of Shared Inverter Topology to Drive Multi AC-Loads
IJECEIAES
 

What's hot (17)

A Overlapping Carrier Based SPWM for a 5-Level Cascaded H-bridge Multilevel I...
A Overlapping Carrier Based SPWM for a 5-Level Cascaded H-bridge Multilevel I...A Overlapping Carrier Based SPWM for a 5-Level Cascaded H-bridge Multilevel I...
A Overlapping Carrier Based SPWM for a 5-Level Cascaded H-bridge Multilevel I...
 
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
 
Coupled random PWM technique for dual inverter fed induction motor drive
Coupled random PWM technique for dual inverter fed induction motor driveCoupled random PWM technique for dual inverter fed induction motor drive
Coupled random PWM technique for dual inverter fed induction motor drive
 
1913523 vanshika
1913523 vanshika1913523 vanshika
1913523 vanshika
 
Harmonic Analysis of Three level Flying Capacitor Inverter
Harmonic Analysis of Three level Flying Capacitor InverterHarmonic Analysis of Three level Flying Capacitor Inverter
Harmonic Analysis of Three level Flying Capacitor Inverter
 
I010515361
I010515361I010515361
I010515361
 
Comparing of switching frequency on vector controlled asynchronous motor
Comparing of switching frequency on vector controlled asynchronous motorComparing of switching frequency on vector controlled asynchronous motor
Comparing of switching frequency on vector controlled asynchronous motor
 
ENHANCEMENT OF FUNDAMENTAL RMS OUTPUT VOLTAGE OF 5-LEVEL CASCADED H-BRIDGE MU...
ENHANCEMENT OF FUNDAMENTAL RMS OUTPUT VOLTAGE OF 5-LEVEL CASCADED H-BRIDGE MU...ENHANCEMENT OF FUNDAMENTAL RMS OUTPUT VOLTAGE OF 5-LEVEL CASCADED H-BRIDGE MU...
ENHANCEMENT OF FUNDAMENTAL RMS OUTPUT VOLTAGE OF 5-LEVEL CASCADED H-BRIDGE MU...
 
A New Proposal for OFCC-based Instrumentation Amplifier
A New Proposal for OFCC-based Instrumentation AmplifierA New Proposal for OFCC-based Instrumentation Amplifier
A New Proposal for OFCC-based Instrumentation Amplifier
 
Performance Evaluation of a Three Phase Nine Level Inverter with Reduced Swit...
Performance Evaluation of a Three Phase Nine Level Inverter with Reduced Swit...Performance Evaluation of a Three Phase Nine Level Inverter with Reduced Swit...
Performance Evaluation of a Three Phase Nine Level Inverter with Reduced Swit...
 
L021201085091
L021201085091L021201085091
L021201085091
 
Improved performance with fractional order control for asymmetrical cascaded ...
Improved performance with fractional order control for asymmetrical cascaded ...Improved performance with fractional order control for asymmetrical cascaded ...
Improved performance with fractional order control for asymmetrical cascaded ...
 
Constant Frequency Torque Controller for DTC with Multilevel Inverter of Indu...
Constant Frequency Torque Controller for DTC with Multilevel Inverter of Indu...Constant Frequency Torque Controller for DTC with Multilevel Inverter of Indu...
Constant Frequency Torque Controller for DTC with Multilevel Inverter of Indu...
 
Decoupled Inverter Fed - Open end Winding Induction Motor Drive for Three Le...
Decoupled Inverter Fed - Open end Winding Induction Motor  Drive for Three Le...Decoupled Inverter Fed - Open end Winding Induction Motor  Drive for Three Le...
Decoupled Inverter Fed - Open end Winding Induction Motor Drive for Three Le...
 
54350108 metro-prototype-new
54350108 metro-prototype-new54350108 metro-prototype-new
54350108 metro-prototype-new
 
T04405112116
T04405112116T04405112116
T04405112116
 
Experimental Validation of Shared Inverter Topology to Drive Multi AC-Loads
Experimental Validation of Shared Inverter Topology to Drive Multi AC-Loads Experimental Validation of Shared Inverter Topology to Drive Multi AC-Loads
Experimental Validation of Shared Inverter Topology to Drive Multi AC-Loads
 

Similar to SIMPLE AND FAST METHOD FOR DESIGNING A PROGRAMMABLE PSM MODE CONTROL OF A BUCK CONVERTER

Closed Loop Simulation and Implementation of Digital Integral Control of Sy...
Closed Loop Simulation and Implementation of  Digital Integral  Control of Sy...Closed Loop Simulation and Implementation of  Digital Integral  Control of Sy...
Closed Loop Simulation and Implementation of Digital Integral Control of Sy...
IRJET Journal
 
20120140504018
2012014050401820120140504018
20120140504018
IAEME Publication
 
A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES
A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES
A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES
P singh
 
Multilevel Inverter
Multilevel InverterMultilevel Inverter
Multilevel Inverter
IRJET Journal
 
Performance Analysis of Supercapacitor Integrated PV Fed Multistage Converter...
Performance Analysis of Supercapacitor Integrated PV Fed Multistage Converter...Performance Analysis of Supercapacitor Integrated PV Fed Multistage Converter...
Performance Analysis of Supercapacitor Integrated PV Fed Multistage Converter...
International Journal of Power Electronics and Drive Systems
 
Correlative Study on the Modeling and Control of Boost Converter using Advanc...
Correlative Study on the Modeling and Control of Boost Converter using Advanc...Correlative Study on the Modeling and Control of Boost Converter using Advanc...
Correlative Study on the Modeling and Control of Boost Converter using Advanc...
IJSRD
 
IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...
IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...
IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...
IRJET Journal
 
IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...
IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...
IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...
IRJET Journal
 
[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...
[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...
[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...
Nam Thanh
 
Analysis and design of single phase voltage-frequency converter with optimize...
Analysis and design of single phase voltage-frequency converter with optimize...Analysis and design of single phase voltage-frequency converter with optimize...
Analysis and design of single phase voltage-frequency converter with optimize...
International Journal of Power Electronics and Drive Systems
 
Takagi-Sugeno Fuzzy Perpose as Speed Controller in Indirect Field Oriented Co...
Takagi-Sugeno Fuzzy Perpose as Speed Controller in Indirect Field Oriented Co...Takagi-Sugeno Fuzzy Perpose as Speed Controller in Indirect Field Oriented Co...
Takagi-Sugeno Fuzzy Perpose as Speed Controller in Indirect Field Oriented Co...
International Journal of Power Electronics and Drive Systems
 
Implementation in Arduino of MPPT Using Variable Step Size P&O Algorithm in P...
Implementation in Arduino of MPPT Using Variable Step Size P&O Algorithm in P...Implementation in Arduino of MPPT Using Variable Step Size P&O Algorithm in P...
Implementation in Arduino of MPPT Using Variable Step Size P&O Algorithm in P...
International Journal of Power Electronics and Drive Systems
 
Design and Implementation of an Interface Circuit for DC Motor Speed Control ...
Design and Implementation of an Interface Circuit for DC Motor Speed Control ...Design and Implementation of an Interface Circuit for DC Motor Speed Control ...
Design and Implementation of an Interface Circuit for DC Motor Speed Control ...
Firas Mohammed Ali Al-Raie
 
Harmonic Analysis of Three level Flying Capacitor Inverter
Harmonic Analysis of Three level Flying Capacitor InverterHarmonic Analysis of Three level Flying Capacitor Inverter
Harmonic Analysis of Three level Flying Capacitor Inverter
MOHD ABDUL MUQEEM NAWAZ
 
HARMONIC MITIGATION USING D STATCOM THROUGH A CURRENT CONTROL TECHNIQUE
HARMONIC MITIGATION USING D STATCOM THROUGH A CURRENT CONTROL TECHNIQUEHARMONIC MITIGATION USING D STATCOM THROUGH A CURRENT CONTROL TECHNIQUE
HARMONIC MITIGATION USING D STATCOM THROUGH A CURRENT CONTROL TECHNIQUE
Journal For Research
 
Study and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nmStudy and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nm
eSAT Publishing House
 
Study and implementation of comparator in cmos 50 nm technology
Study and implementation of comparator in cmos 50 nm technologyStudy and implementation of comparator in cmos 50 nm technology
Study and implementation of comparator in cmos 50 nm technology
eSAT Journals
 
Implementation of Space Vector PWM for Hybrid DSTATCOM
Implementation of Space Vector PWM for Hybrid DSTATCOMImplementation of Space Vector PWM for Hybrid DSTATCOM
Implementation of Space Vector PWM for Hybrid DSTATCOM
IRJET Journal
 
Performance Improvement of Multi Level Inverter fed Vector Controlled Inducti...
Performance Improvement of Multi Level Inverter fed Vector Controlled Inducti...Performance Improvement of Multi Level Inverter fed Vector Controlled Inducti...
Performance Improvement of Multi Level Inverter fed Vector Controlled Inducti...
IJPEDS-IAES
 
Controller design for PV experimental bench with ADRC strategy supervised by ...
Controller design for PV experimental bench with ADRC strategy supervised by ...Controller design for PV experimental bench with ADRC strategy supervised by ...
Controller design for PV experimental bench with ADRC strategy supervised by ...
International Journal of Power Electronics and Drive Systems
 

Similar to SIMPLE AND FAST METHOD FOR DESIGNING A PROGRAMMABLE PSM MODE CONTROL OF A BUCK CONVERTER (20)

Closed Loop Simulation and Implementation of Digital Integral Control of Sy...
Closed Loop Simulation and Implementation of  Digital Integral  Control of Sy...Closed Loop Simulation and Implementation of  Digital Integral  Control of Sy...
Closed Loop Simulation and Implementation of Digital Integral Control of Sy...
 
20120140504018
2012014050401820120140504018
20120140504018
 
A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES
A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES
A LOW VOLTAGE DYNAMIC SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER FOUR SWITCHES
 
Multilevel Inverter
Multilevel InverterMultilevel Inverter
Multilevel Inverter
 
Performance Analysis of Supercapacitor Integrated PV Fed Multistage Converter...
Performance Analysis of Supercapacitor Integrated PV Fed Multistage Converter...Performance Analysis of Supercapacitor Integrated PV Fed Multistage Converter...
Performance Analysis of Supercapacitor Integrated PV Fed Multistage Converter...
 
Correlative Study on the Modeling and Control of Boost Converter using Advanc...
Correlative Study on the Modeling and Control of Boost Converter using Advanc...Correlative Study on the Modeling and Control of Boost Converter using Advanc...
Correlative Study on the Modeling and Control of Boost Converter using Advanc...
 
IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...
IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...
IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...
 
IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...
IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...
IRJET- dsPIC based Implementation of Sinusoidal Pulse Width Modulation Techni...
 
[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...
[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...
[9_CV] FCS-Model Predictive Control of Induction Motors feed by MultilLevel C...
 
Analysis and design of single phase voltage-frequency converter with optimize...
Analysis and design of single phase voltage-frequency converter with optimize...Analysis and design of single phase voltage-frequency converter with optimize...
Analysis and design of single phase voltage-frequency converter with optimize...
 
Takagi-Sugeno Fuzzy Perpose as Speed Controller in Indirect Field Oriented Co...
Takagi-Sugeno Fuzzy Perpose as Speed Controller in Indirect Field Oriented Co...Takagi-Sugeno Fuzzy Perpose as Speed Controller in Indirect Field Oriented Co...
Takagi-Sugeno Fuzzy Perpose as Speed Controller in Indirect Field Oriented Co...
 
Implementation in Arduino of MPPT Using Variable Step Size P&O Algorithm in P...
Implementation in Arduino of MPPT Using Variable Step Size P&O Algorithm in P...Implementation in Arduino of MPPT Using Variable Step Size P&O Algorithm in P...
Implementation in Arduino of MPPT Using Variable Step Size P&O Algorithm in P...
 
Design and Implementation of an Interface Circuit for DC Motor Speed Control ...
Design and Implementation of an Interface Circuit for DC Motor Speed Control ...Design and Implementation of an Interface Circuit for DC Motor Speed Control ...
Design and Implementation of an Interface Circuit for DC Motor Speed Control ...
 
Harmonic Analysis of Three level Flying Capacitor Inverter
Harmonic Analysis of Three level Flying Capacitor InverterHarmonic Analysis of Three level Flying Capacitor Inverter
Harmonic Analysis of Three level Flying Capacitor Inverter
 
HARMONIC MITIGATION USING D STATCOM THROUGH A CURRENT CONTROL TECHNIQUE
HARMONIC MITIGATION USING D STATCOM THROUGH A CURRENT CONTROL TECHNIQUEHARMONIC MITIGATION USING D STATCOM THROUGH A CURRENT CONTROL TECHNIQUE
HARMONIC MITIGATION USING D STATCOM THROUGH A CURRENT CONTROL TECHNIQUE
 
Study and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nmStudy and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nm
 
Study and implementation of comparator in cmos 50 nm technology
Study and implementation of comparator in cmos 50 nm technologyStudy and implementation of comparator in cmos 50 nm technology
Study and implementation of comparator in cmos 50 nm technology
 
Implementation of Space Vector PWM for Hybrid DSTATCOM
Implementation of Space Vector PWM for Hybrid DSTATCOMImplementation of Space Vector PWM for Hybrid DSTATCOM
Implementation of Space Vector PWM for Hybrid DSTATCOM
 
Performance Improvement of Multi Level Inverter fed Vector Controlled Inducti...
Performance Improvement of Multi Level Inverter fed Vector Controlled Inducti...Performance Improvement of Multi Level Inverter fed Vector Controlled Inducti...
Performance Improvement of Multi Level Inverter fed Vector Controlled Inducti...
 
Controller design for PV experimental bench with ADRC strategy supervised by ...
Controller design for PV experimental bench with ADRC strategy supervised by ...Controller design for PV experimental bench with ADRC strategy supervised by ...
Controller design for PV experimental bench with ADRC strategy supervised by ...
 

More from AM Publications

DEVELOPMENT OF TODDLER FAMILY CADRE TRAINING BASED ON ANDROID APPLICATIONS IN...
DEVELOPMENT OF TODDLER FAMILY CADRE TRAINING BASED ON ANDROID APPLICATIONS IN...DEVELOPMENT OF TODDLER FAMILY CADRE TRAINING BASED ON ANDROID APPLICATIONS IN...
DEVELOPMENT OF TODDLER FAMILY CADRE TRAINING BASED ON ANDROID APPLICATIONS IN...
AM Publications
 
TESTING OF COMPOSITE ON DROP-WEIGHT IMPACT TESTING AND DAMAGE IDENTIFICATION ...
TESTING OF COMPOSITE ON DROP-WEIGHT IMPACT TESTING AND DAMAGE IDENTIFICATION ...TESTING OF COMPOSITE ON DROP-WEIGHT IMPACT TESTING AND DAMAGE IDENTIFICATION ...
TESTING OF COMPOSITE ON DROP-WEIGHT IMPACT TESTING AND DAMAGE IDENTIFICATION ...
AM Publications
 
THE USE OF FRACTAL GEOMETRY IN TILING MOTIF DESIGN
THE USE OF FRACTAL GEOMETRY IN TILING MOTIF DESIGNTHE USE OF FRACTAL GEOMETRY IN TILING MOTIF DESIGN
THE USE OF FRACTAL GEOMETRY IN TILING MOTIF DESIGN
AM Publications
 
TWO-DIMENSIONAL INVERSION FINITE ELEMENT MODELING OF MAGNETOTELLURIC DATA: CA...
TWO-DIMENSIONAL INVERSION FINITE ELEMENT MODELING OF MAGNETOTELLURIC DATA: CA...TWO-DIMENSIONAL INVERSION FINITE ELEMENT MODELING OF MAGNETOTELLURIC DATA: CA...
TWO-DIMENSIONAL INVERSION FINITE ELEMENT MODELING OF MAGNETOTELLURIC DATA: CA...
AM Publications
 
USING THE GENETIC ALGORITHM TO OPTIMIZE LASER WELDING PARAMETERS FOR MARTENSI...
USING THE GENETIC ALGORITHM TO OPTIMIZE LASER WELDING PARAMETERS FOR MARTENSI...USING THE GENETIC ALGORITHM TO OPTIMIZE LASER WELDING PARAMETERS FOR MARTENSI...
USING THE GENETIC ALGORITHM TO OPTIMIZE LASER WELDING PARAMETERS FOR MARTENSI...
AM Publications
 
ANALYSIS AND DESIGN E-MARKETPLACE FOR MICRO, SMALL AND MEDIUM ENTERPRISES
ANALYSIS AND DESIGN E-MARKETPLACE FOR MICRO, SMALL AND MEDIUM ENTERPRISESANALYSIS AND DESIGN E-MARKETPLACE FOR MICRO, SMALL AND MEDIUM ENTERPRISES
ANALYSIS AND DESIGN E-MARKETPLACE FOR MICRO, SMALL AND MEDIUM ENTERPRISES
AM Publications
 
REMOTE SENSING AND GEOGRAPHIC INFORMATION SYSTEMS
REMOTE SENSING AND GEOGRAPHIC INFORMATION SYSTEMS REMOTE SENSING AND GEOGRAPHIC INFORMATION SYSTEMS
REMOTE SENSING AND GEOGRAPHIC INFORMATION SYSTEMS
AM Publications
 
EVALUATE THE STRAIN ENERGY ERROR FOR THE LASER WELD BY THE H-REFINEMENT OF TH...
EVALUATE THE STRAIN ENERGY ERROR FOR THE LASER WELD BY THE H-REFINEMENT OF TH...EVALUATE THE STRAIN ENERGY ERROR FOR THE LASER WELD BY THE H-REFINEMENT OF TH...
EVALUATE THE STRAIN ENERGY ERROR FOR THE LASER WELD BY THE H-REFINEMENT OF TH...
AM Publications
 
HMM APPLICATION IN ISOLATED WORD SPEECH RECOGNITION
HMM APPLICATION IN ISOLATED WORD SPEECH RECOGNITIONHMM APPLICATION IN ISOLATED WORD SPEECH RECOGNITION
HMM APPLICATION IN ISOLATED WORD SPEECH RECOGNITION
AM Publications
 
PEDESTRIAN DETECTION IN LOW RESOLUTION VIDEOS USING A MULTI-FRAME HOG-BASED D...
PEDESTRIAN DETECTION IN LOW RESOLUTION VIDEOS USING A MULTI-FRAME HOG-BASED D...PEDESTRIAN DETECTION IN LOW RESOLUTION VIDEOS USING A MULTI-FRAME HOG-BASED D...
PEDESTRIAN DETECTION IN LOW RESOLUTION VIDEOS USING A MULTI-FRAME HOG-BASED D...
AM Publications
 
INTELLIGENT BLIND STICK
INTELLIGENT BLIND STICKINTELLIGENT BLIND STICK
INTELLIGENT BLIND STICK
AM Publications
 
EFFECT OF SILICON - RUBBER (SR) SHEETS AS AN ALTERNATIVE FILTER ON HIGH AND L...
EFFECT OF SILICON - RUBBER (SR) SHEETS AS AN ALTERNATIVE FILTER ON HIGH AND L...EFFECT OF SILICON - RUBBER (SR) SHEETS AS AN ALTERNATIVE FILTER ON HIGH AND L...
EFFECT OF SILICON - RUBBER (SR) SHEETS AS AN ALTERNATIVE FILTER ON HIGH AND L...
AM Publications
 
UTILIZATION OF IMMUNIZATION SERVICES AMONG CHILDREN UNDER FIVE YEARS OF AGE I...
UTILIZATION OF IMMUNIZATION SERVICES AMONG CHILDREN UNDER FIVE YEARS OF AGE I...UTILIZATION OF IMMUNIZATION SERVICES AMONG CHILDREN UNDER FIVE YEARS OF AGE I...
UTILIZATION OF IMMUNIZATION SERVICES AMONG CHILDREN UNDER FIVE YEARS OF AGE I...
AM Publications
 
REPRESENTATION OF THE BLOCK DATA ENCRYPTION ALGORITHM IN AN ANALYTICAL FORM F...
REPRESENTATION OF THE BLOCK DATA ENCRYPTION ALGORITHM IN AN ANALYTICAL FORM F...REPRESENTATION OF THE BLOCK DATA ENCRYPTION ALGORITHM IN AN ANALYTICAL FORM F...
REPRESENTATION OF THE BLOCK DATA ENCRYPTION ALGORITHM IN AN ANALYTICAL FORM F...
AM Publications
 
OPTICAL CHARACTER RECOGNITION USING RBFNN
OPTICAL CHARACTER RECOGNITION USING RBFNNOPTICAL CHARACTER RECOGNITION USING RBFNN
OPTICAL CHARACTER RECOGNITION USING RBFNN
AM Publications
 
DETECTION OF MOVING OBJECT
DETECTION OF MOVING OBJECTDETECTION OF MOVING OBJECT
DETECTION OF MOVING OBJECT
AM Publications
 
SIMULATION OF ATMOSPHERIC POLLUTANTS DISPERSION IN AN URBAN ENVIRONMENT
SIMULATION OF ATMOSPHERIC POLLUTANTS DISPERSION IN AN URBAN ENVIRONMENTSIMULATION OF ATMOSPHERIC POLLUTANTS DISPERSION IN AN URBAN ENVIRONMENT
SIMULATION OF ATMOSPHERIC POLLUTANTS DISPERSION IN AN URBAN ENVIRONMENT
AM Publications
 
PREPARATION AND EVALUATION OF WOOL KERATIN BASED CHITOSAN NANOFIBERS FOR AIR ...
PREPARATION AND EVALUATION OF WOOL KERATIN BASED CHITOSAN NANOFIBERS FOR AIR ...PREPARATION AND EVALUATION OF WOOL KERATIN BASED CHITOSAN NANOFIBERS FOR AIR ...
PREPARATION AND EVALUATION OF WOOL KERATIN BASED CHITOSAN NANOFIBERS FOR AIR ...
AM Publications
 
ANALYSIS ON LOAD BALANCING ALGORITHMS IMPLEMENTATION ON CLOUD COMPUTING ENVIR...
ANALYSIS ON LOAD BALANCING ALGORITHMS IMPLEMENTATION ON CLOUD COMPUTING ENVIR...ANALYSIS ON LOAD BALANCING ALGORITHMS IMPLEMENTATION ON CLOUD COMPUTING ENVIR...
ANALYSIS ON LOAD BALANCING ALGORITHMS IMPLEMENTATION ON CLOUD COMPUTING ENVIR...
AM Publications
 
A MODEL BASED APPROACH FOR IMPLEMENTING WLAN SECURITY
A MODEL BASED APPROACH FOR IMPLEMENTING WLAN SECURITY A MODEL BASED APPROACH FOR IMPLEMENTING WLAN SECURITY
A MODEL BASED APPROACH FOR IMPLEMENTING WLAN SECURITY
AM Publications
 

More from AM Publications (20)

DEVELOPMENT OF TODDLER FAMILY CADRE TRAINING BASED ON ANDROID APPLICATIONS IN...
DEVELOPMENT OF TODDLER FAMILY CADRE TRAINING BASED ON ANDROID APPLICATIONS IN...DEVELOPMENT OF TODDLER FAMILY CADRE TRAINING BASED ON ANDROID APPLICATIONS IN...
DEVELOPMENT OF TODDLER FAMILY CADRE TRAINING BASED ON ANDROID APPLICATIONS IN...
 
TESTING OF COMPOSITE ON DROP-WEIGHT IMPACT TESTING AND DAMAGE IDENTIFICATION ...
TESTING OF COMPOSITE ON DROP-WEIGHT IMPACT TESTING AND DAMAGE IDENTIFICATION ...TESTING OF COMPOSITE ON DROP-WEIGHT IMPACT TESTING AND DAMAGE IDENTIFICATION ...
TESTING OF COMPOSITE ON DROP-WEIGHT IMPACT TESTING AND DAMAGE IDENTIFICATION ...
 
THE USE OF FRACTAL GEOMETRY IN TILING MOTIF DESIGN
THE USE OF FRACTAL GEOMETRY IN TILING MOTIF DESIGNTHE USE OF FRACTAL GEOMETRY IN TILING MOTIF DESIGN
THE USE OF FRACTAL GEOMETRY IN TILING MOTIF DESIGN
 
TWO-DIMENSIONAL INVERSION FINITE ELEMENT MODELING OF MAGNETOTELLURIC DATA: CA...
TWO-DIMENSIONAL INVERSION FINITE ELEMENT MODELING OF MAGNETOTELLURIC DATA: CA...TWO-DIMENSIONAL INVERSION FINITE ELEMENT MODELING OF MAGNETOTELLURIC DATA: CA...
TWO-DIMENSIONAL INVERSION FINITE ELEMENT MODELING OF MAGNETOTELLURIC DATA: CA...
 
USING THE GENETIC ALGORITHM TO OPTIMIZE LASER WELDING PARAMETERS FOR MARTENSI...
USING THE GENETIC ALGORITHM TO OPTIMIZE LASER WELDING PARAMETERS FOR MARTENSI...USING THE GENETIC ALGORITHM TO OPTIMIZE LASER WELDING PARAMETERS FOR MARTENSI...
USING THE GENETIC ALGORITHM TO OPTIMIZE LASER WELDING PARAMETERS FOR MARTENSI...
 
ANALYSIS AND DESIGN E-MARKETPLACE FOR MICRO, SMALL AND MEDIUM ENTERPRISES
ANALYSIS AND DESIGN E-MARKETPLACE FOR MICRO, SMALL AND MEDIUM ENTERPRISESANALYSIS AND DESIGN E-MARKETPLACE FOR MICRO, SMALL AND MEDIUM ENTERPRISES
ANALYSIS AND DESIGN E-MARKETPLACE FOR MICRO, SMALL AND MEDIUM ENTERPRISES
 
REMOTE SENSING AND GEOGRAPHIC INFORMATION SYSTEMS
REMOTE SENSING AND GEOGRAPHIC INFORMATION SYSTEMS REMOTE SENSING AND GEOGRAPHIC INFORMATION SYSTEMS
REMOTE SENSING AND GEOGRAPHIC INFORMATION SYSTEMS
 
EVALUATE THE STRAIN ENERGY ERROR FOR THE LASER WELD BY THE H-REFINEMENT OF TH...
EVALUATE THE STRAIN ENERGY ERROR FOR THE LASER WELD BY THE H-REFINEMENT OF TH...EVALUATE THE STRAIN ENERGY ERROR FOR THE LASER WELD BY THE H-REFINEMENT OF TH...
EVALUATE THE STRAIN ENERGY ERROR FOR THE LASER WELD BY THE H-REFINEMENT OF TH...
 
HMM APPLICATION IN ISOLATED WORD SPEECH RECOGNITION
HMM APPLICATION IN ISOLATED WORD SPEECH RECOGNITIONHMM APPLICATION IN ISOLATED WORD SPEECH RECOGNITION
HMM APPLICATION IN ISOLATED WORD SPEECH RECOGNITION
 
PEDESTRIAN DETECTION IN LOW RESOLUTION VIDEOS USING A MULTI-FRAME HOG-BASED D...
PEDESTRIAN DETECTION IN LOW RESOLUTION VIDEOS USING A MULTI-FRAME HOG-BASED D...PEDESTRIAN DETECTION IN LOW RESOLUTION VIDEOS USING A MULTI-FRAME HOG-BASED D...
PEDESTRIAN DETECTION IN LOW RESOLUTION VIDEOS USING A MULTI-FRAME HOG-BASED D...
 
INTELLIGENT BLIND STICK
INTELLIGENT BLIND STICKINTELLIGENT BLIND STICK
INTELLIGENT BLIND STICK
 
EFFECT OF SILICON - RUBBER (SR) SHEETS AS AN ALTERNATIVE FILTER ON HIGH AND L...
EFFECT OF SILICON - RUBBER (SR) SHEETS AS AN ALTERNATIVE FILTER ON HIGH AND L...EFFECT OF SILICON - RUBBER (SR) SHEETS AS AN ALTERNATIVE FILTER ON HIGH AND L...
EFFECT OF SILICON - RUBBER (SR) SHEETS AS AN ALTERNATIVE FILTER ON HIGH AND L...
 
UTILIZATION OF IMMUNIZATION SERVICES AMONG CHILDREN UNDER FIVE YEARS OF AGE I...
UTILIZATION OF IMMUNIZATION SERVICES AMONG CHILDREN UNDER FIVE YEARS OF AGE I...UTILIZATION OF IMMUNIZATION SERVICES AMONG CHILDREN UNDER FIVE YEARS OF AGE I...
UTILIZATION OF IMMUNIZATION SERVICES AMONG CHILDREN UNDER FIVE YEARS OF AGE I...
 
REPRESENTATION OF THE BLOCK DATA ENCRYPTION ALGORITHM IN AN ANALYTICAL FORM F...
REPRESENTATION OF THE BLOCK DATA ENCRYPTION ALGORITHM IN AN ANALYTICAL FORM F...REPRESENTATION OF THE BLOCK DATA ENCRYPTION ALGORITHM IN AN ANALYTICAL FORM F...
REPRESENTATION OF THE BLOCK DATA ENCRYPTION ALGORITHM IN AN ANALYTICAL FORM F...
 
OPTICAL CHARACTER RECOGNITION USING RBFNN
OPTICAL CHARACTER RECOGNITION USING RBFNNOPTICAL CHARACTER RECOGNITION USING RBFNN
OPTICAL CHARACTER RECOGNITION USING RBFNN
 
DETECTION OF MOVING OBJECT
DETECTION OF MOVING OBJECTDETECTION OF MOVING OBJECT
DETECTION OF MOVING OBJECT
 
SIMULATION OF ATMOSPHERIC POLLUTANTS DISPERSION IN AN URBAN ENVIRONMENT
SIMULATION OF ATMOSPHERIC POLLUTANTS DISPERSION IN AN URBAN ENVIRONMENTSIMULATION OF ATMOSPHERIC POLLUTANTS DISPERSION IN AN URBAN ENVIRONMENT
SIMULATION OF ATMOSPHERIC POLLUTANTS DISPERSION IN AN URBAN ENVIRONMENT
 
PREPARATION AND EVALUATION OF WOOL KERATIN BASED CHITOSAN NANOFIBERS FOR AIR ...
PREPARATION AND EVALUATION OF WOOL KERATIN BASED CHITOSAN NANOFIBERS FOR AIR ...PREPARATION AND EVALUATION OF WOOL KERATIN BASED CHITOSAN NANOFIBERS FOR AIR ...
PREPARATION AND EVALUATION OF WOOL KERATIN BASED CHITOSAN NANOFIBERS FOR AIR ...
 
ANALYSIS ON LOAD BALANCING ALGORITHMS IMPLEMENTATION ON CLOUD COMPUTING ENVIR...
ANALYSIS ON LOAD BALANCING ALGORITHMS IMPLEMENTATION ON CLOUD COMPUTING ENVIR...ANALYSIS ON LOAD BALANCING ALGORITHMS IMPLEMENTATION ON CLOUD COMPUTING ENVIR...
ANALYSIS ON LOAD BALANCING ALGORITHMS IMPLEMENTATION ON CLOUD COMPUTING ENVIR...
 
A MODEL BASED APPROACH FOR IMPLEMENTING WLAN SECURITY
A MODEL BASED APPROACH FOR IMPLEMENTING WLAN SECURITY A MODEL BASED APPROACH FOR IMPLEMENTING WLAN SECURITY
A MODEL BASED APPROACH FOR IMPLEMENTING WLAN SECURITY
 

Recently uploaded

按照学校原版(Columbia文凭证书)哥伦比亚大学毕业证快速办理
按照学校原版(Columbia文凭证书)哥伦比亚大学毕业证快速办理按照学校原版(Columbia文凭证书)哥伦比亚大学毕业证快速办理
按照学校原版(Columbia文凭证书)哥伦比亚大学毕业证快速办理
uyesp1a
 
一比一原版(Greenwich文凭证书)格林威治大学毕业证如何办理
一比一原版(Greenwich文凭证书)格林威治大学毕业证如何办理一比一原版(Greenwich文凭证书)格林威治大学毕业证如何办理
一比一原版(Greenwich文凭证书)格林威治大学毕业证如何办理
byfazef
 
一比一原版西三一大学毕业证(TWU毕业证书)学历如何办理
一比一原版西三一大学毕业证(TWU毕业证书)学历如何办理一比一原版西三一大学毕业证(TWU毕业证书)学历如何办理
一比一原版西三一大学毕业证(TWU毕业证书)学历如何办理
bttak
 
一比一原版(Monash文凭证书)莫纳什大学毕业证如何办理
一比一原版(Monash文凭证书)莫纳什大学毕业证如何办理一比一原版(Monash文凭证书)莫纳什大学毕业证如何办理
一比一原版(Monash文凭证书)莫纳什大学毕业证如何办理
xuqdabu
 
一比一原版不列颠哥伦比亚大学毕业证(UBC毕业证书)学历如何办理
一比一原版不列颠哥伦比亚大学毕业证(UBC毕业证书)学历如何办理一比一原版不列颠哥伦比亚大学毕业证(UBC毕业证书)学历如何办理
一比一原版不列颠哥伦比亚大学毕业证(UBC毕业证书)学历如何办理
bttak
 
一比一原版(UQ文凭证书)昆士兰大学毕业证如何办理
一比一原版(UQ文凭证书)昆士兰大学毕业证如何办理一比一原版(UQ文凭证书)昆士兰大学毕业证如何办理
一比一原版(UQ文凭证书)昆士兰大学毕业证如何办理
xuqdabu
 
一比一原版圣托马斯大学毕业证(UST毕业证书)学历如何办理
一比一原版圣托马斯大学毕业证(UST毕业证书)学历如何办理一比一原版圣托马斯大学毕业证(UST毕业证书)学历如何办理
一比一原版圣托马斯大学毕业证(UST毕业证书)学历如何办理
bttak
 
按照学校原版(UOL文凭证书)利物浦大学毕业证快速办理
按照学校原版(UOL文凭证书)利物浦大学毕业证快速办理按照学校原版(UOL文凭证书)利物浦大学毕业证快速办理
按照学校原版(UOL文凭证书)利物浦大学毕业证快速办理
terpt4iu
 
一比一原版(TheAuckland毕业证书)新西兰奥克兰大学毕业证如何办理
一比一原版(TheAuckland毕业证书)新西兰奥克兰大学毕业证如何办理一比一原版(TheAuckland毕业证书)新西兰奥克兰大学毕业证如何办理
一比一原版(TheAuckland毕业证书)新西兰奥克兰大学毕业证如何办理
xuqdabu
 
按照学校原版(Birmingham文凭证书)伯明翰大学|学院毕业证快速办理
按照学校原版(Birmingham文凭证书)伯明翰大学|学院毕业证快速办理按照学校原版(Birmingham文凭证书)伯明翰大学|学院毕业证快速办理
按照学校原版(Birmingham文凭证书)伯明翰大学|学院毕业证快速办理
6oo02s6l
 
欧洲杯赌钱-欧洲杯赌钱冠军-欧洲杯赌钱冠军赔率|【​网址​🎉ac10.net🎉​】
欧洲杯赌钱-欧洲杯赌钱冠军-欧洲杯赌钱冠军赔率|【​网址​🎉ac10.net🎉​】欧洲杯赌钱-欧洲杯赌钱冠军-欧洲杯赌钱冠军赔率|【​网址​🎉ac10.net🎉​】
欧洲杯赌钱-欧洲杯赌钱冠军-欧洲杯赌钱冠军赔率|【​网址​🎉ac10.net🎉​】
hanniaarias53
 
按照学校原版(Westminster文凭证书)威斯敏斯特大学毕业证快速办理
按照学校原版(Westminster文凭证书)威斯敏斯特大学毕业证快速办理按照学校原版(Westminster文凭证书)威斯敏斯特大学毕业证快速办理
按照学校原版(Westminster文凭证书)威斯敏斯特大学毕业证快速办理
yizxn4sx
 
Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR
Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalRBuilding a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR
Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR
Peter Gallagher
 
按照学校原版(UPenn文凭证书)宾夕法尼亚大学毕业证快速办理
按照学校原版(UPenn文凭证书)宾夕法尼亚大学毕业证快速办理按照学校原版(UPenn文凭证书)宾夕法尼亚大学毕业证快速办理
按照学校原版(UPenn文凭证书)宾夕法尼亚大学毕业证快速办理
uwoso
 
买(usyd毕业证书)澳洲悉尼大学毕业证研究生文凭证书原版一模一样
买(usyd毕业证书)澳洲悉尼大学毕业证研究生文凭证书原版一模一样买(usyd毕业证书)澳洲悉尼大学毕业证研究生文凭证书原版一模一样
买(usyd毕业证书)澳洲悉尼大学毕业证研究生文凭证书原版一模一样
nvoyobt
 
按照学校原版(QU文凭证书)皇后大学毕业证快速办理
按照学校原版(QU文凭证书)皇后大学毕业证快速办理按照学校原版(QU文凭证书)皇后大学毕业证快速办理
按照学校原版(QU文凭证书)皇后大学毕业证快速办理
8db3cz8x
 
一比一原版(KCL文凭证书)伦敦国王学院毕业证如何办理
一比一原版(KCL文凭证书)伦敦国王学院毕业证如何办理一比一原版(KCL文凭证书)伦敦国王学院毕业证如何办理
一比一原版(KCL文凭证书)伦敦国王学院毕业证如何办理
kuehcub
 
按照学校原版(AU文凭证书)英国阿伯丁大学毕业证快速办理
按照学校原版(AU文凭证书)英国阿伯丁大学毕业证快速办理按照学校原版(AU文凭证书)英国阿伯丁大学毕业证快速办理
按照学校原版(AU文凭证书)英国阿伯丁大学毕业证快速办理
ei8c4cba
 
按照学校原版(UST文凭证书)圣托马斯大学毕业证快速办理
按照学校原版(UST文凭证书)圣托马斯大学毕业证快速办理按照学校原版(UST文凭证书)圣托马斯大学毕业证快速办理
按照学校原版(UST文凭证书)圣托马斯大学毕业证快速办理
zpc0z12
 
按照学校原版(Greenwich文凭证书)格林威治大学毕业证快速办理
按照学校原版(Greenwich文凭证书)格林威治大学毕业证快速办理按照学校原版(Greenwich文凭证书)格林威治大学毕业证快速办理
按照学校原版(Greenwich文凭证书)格林威治大学毕业证快速办理
yizxn4sx
 

Recently uploaded (20)

按照学校原版(Columbia文凭证书)哥伦比亚大学毕业证快速办理
按照学校原版(Columbia文凭证书)哥伦比亚大学毕业证快速办理按照学校原版(Columbia文凭证书)哥伦比亚大学毕业证快速办理
按照学校原版(Columbia文凭证书)哥伦比亚大学毕业证快速办理
 
一比一原版(Greenwich文凭证书)格林威治大学毕业证如何办理
一比一原版(Greenwich文凭证书)格林威治大学毕业证如何办理一比一原版(Greenwich文凭证书)格林威治大学毕业证如何办理
一比一原版(Greenwich文凭证书)格林威治大学毕业证如何办理
 
一比一原版西三一大学毕业证(TWU毕业证书)学历如何办理
一比一原版西三一大学毕业证(TWU毕业证书)学历如何办理一比一原版西三一大学毕业证(TWU毕业证书)学历如何办理
一比一原版西三一大学毕业证(TWU毕业证书)学历如何办理
 
一比一原版(Monash文凭证书)莫纳什大学毕业证如何办理
一比一原版(Monash文凭证书)莫纳什大学毕业证如何办理一比一原版(Monash文凭证书)莫纳什大学毕业证如何办理
一比一原版(Monash文凭证书)莫纳什大学毕业证如何办理
 
一比一原版不列颠哥伦比亚大学毕业证(UBC毕业证书)学历如何办理
一比一原版不列颠哥伦比亚大学毕业证(UBC毕业证书)学历如何办理一比一原版不列颠哥伦比亚大学毕业证(UBC毕业证书)学历如何办理
一比一原版不列颠哥伦比亚大学毕业证(UBC毕业证书)学历如何办理
 
一比一原版(UQ文凭证书)昆士兰大学毕业证如何办理
一比一原版(UQ文凭证书)昆士兰大学毕业证如何办理一比一原版(UQ文凭证书)昆士兰大学毕业证如何办理
一比一原版(UQ文凭证书)昆士兰大学毕业证如何办理
 
一比一原版圣托马斯大学毕业证(UST毕业证书)学历如何办理
一比一原版圣托马斯大学毕业证(UST毕业证书)学历如何办理一比一原版圣托马斯大学毕业证(UST毕业证书)学历如何办理
一比一原版圣托马斯大学毕业证(UST毕业证书)学历如何办理
 
按照学校原版(UOL文凭证书)利物浦大学毕业证快速办理
按照学校原版(UOL文凭证书)利物浦大学毕业证快速办理按照学校原版(UOL文凭证书)利物浦大学毕业证快速办理
按照学校原版(UOL文凭证书)利物浦大学毕业证快速办理
 
一比一原版(TheAuckland毕业证书)新西兰奥克兰大学毕业证如何办理
一比一原版(TheAuckland毕业证书)新西兰奥克兰大学毕业证如何办理一比一原版(TheAuckland毕业证书)新西兰奥克兰大学毕业证如何办理
一比一原版(TheAuckland毕业证书)新西兰奥克兰大学毕业证如何办理
 
按照学校原版(Birmingham文凭证书)伯明翰大学|学院毕业证快速办理
按照学校原版(Birmingham文凭证书)伯明翰大学|学院毕业证快速办理按照学校原版(Birmingham文凭证书)伯明翰大学|学院毕业证快速办理
按照学校原版(Birmingham文凭证书)伯明翰大学|学院毕业证快速办理
 
欧洲杯赌钱-欧洲杯赌钱冠军-欧洲杯赌钱冠军赔率|【​网址​🎉ac10.net🎉​】
欧洲杯赌钱-欧洲杯赌钱冠军-欧洲杯赌钱冠军赔率|【​网址​🎉ac10.net🎉​】欧洲杯赌钱-欧洲杯赌钱冠军-欧洲杯赌钱冠军赔率|【​网址​🎉ac10.net🎉​】
欧洲杯赌钱-欧洲杯赌钱冠军-欧洲杯赌钱冠军赔率|【​网址​🎉ac10.net🎉​】
 
按照学校原版(Westminster文凭证书)威斯敏斯特大学毕业证快速办理
按照学校原版(Westminster文凭证书)威斯敏斯特大学毕业证快速办理按照学校原版(Westminster文凭证书)威斯敏斯特大学毕业证快速办理
按照学校原版(Westminster文凭证书)威斯敏斯特大学毕业证快速办理
 
Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR
Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalRBuilding a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR
Building a Raspberry Pi Robot with Dot NET 8, Blazor and SignalR
 
按照学校原版(UPenn文凭证书)宾夕法尼亚大学毕业证快速办理
按照学校原版(UPenn文凭证书)宾夕法尼亚大学毕业证快速办理按照学校原版(UPenn文凭证书)宾夕法尼亚大学毕业证快速办理
按照学校原版(UPenn文凭证书)宾夕法尼亚大学毕业证快速办理
 
买(usyd毕业证书)澳洲悉尼大学毕业证研究生文凭证书原版一模一样
买(usyd毕业证书)澳洲悉尼大学毕业证研究生文凭证书原版一模一样买(usyd毕业证书)澳洲悉尼大学毕业证研究生文凭证书原版一模一样
买(usyd毕业证书)澳洲悉尼大学毕业证研究生文凭证书原版一模一样
 
按照学校原版(QU文凭证书)皇后大学毕业证快速办理
按照学校原版(QU文凭证书)皇后大学毕业证快速办理按照学校原版(QU文凭证书)皇后大学毕业证快速办理
按照学校原版(QU文凭证书)皇后大学毕业证快速办理
 
一比一原版(KCL文凭证书)伦敦国王学院毕业证如何办理
一比一原版(KCL文凭证书)伦敦国王学院毕业证如何办理一比一原版(KCL文凭证书)伦敦国王学院毕业证如何办理
一比一原版(KCL文凭证书)伦敦国王学院毕业证如何办理
 
按照学校原版(AU文凭证书)英国阿伯丁大学毕业证快速办理
按照学校原版(AU文凭证书)英国阿伯丁大学毕业证快速办理按照学校原版(AU文凭证书)英国阿伯丁大学毕业证快速办理
按照学校原版(AU文凭证书)英国阿伯丁大学毕业证快速办理
 
按照学校原版(UST文凭证书)圣托马斯大学毕业证快速办理
按照学校原版(UST文凭证书)圣托马斯大学毕业证快速办理按照学校原版(UST文凭证书)圣托马斯大学毕业证快速办理
按照学校原版(UST文凭证书)圣托马斯大学毕业证快速办理
 
按照学校原版(Greenwich文凭证书)格林威治大学毕业证快速办理
按照学校原版(Greenwich文凭证书)格林威治大学毕业证快速办理按照学校原版(Greenwich文凭证书)格林威治大学毕业证快速办理
按照学校原版(Greenwich文凭证书)格林威治大学毕业证快速办理
 

SIMPLE AND FAST METHOD FOR DESIGNING A PROGRAMMABLE PSM MODE CONTROL OF A BUCK CONVERTER

  • 1. International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163 Issue 09, Volume 4 (September 2017) www.ijirae.com _________________________________________________________________________________________________ IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 | ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91 IJIRAE © 2014- 17, All Rights Reserved Page -26 SIMPLE AND FAST METHOD FOR DESIGNING A PROGRAMMABLE PSM MODE CONTROL OF A BUCK CONVERTER Abdellah El jounaidi, Daoud Wassad Department of Electrical Engineering Labo RITM, Hassan II University, Casablanca Morocco eljounaidi@hotmail.com; wassaddaoud@gmail.com Manuscript History Number: IJIRAE/RS/Vol.04/Issue09/SPAE10086 DOI: 10.26562/IJIRAE.2017.SPAE10086 Received: 20, August 2017 Final Correction: 30, August 2017 Final Accepted: 05, September 2017 Published: September 2017 Editor: Dr.A.Arul L.S, Chief Editor, IJIRAE, AM Publications, India Copyright: ©2017 This is an open access article distributed under the terms of the Creative Commons Attribution License, Which Permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited. Abstract--The control of a DC-DC converter is usually done through an analog or digital circuit. In this work, we opted for a command controlled by a microcontroller. The PSM (Pulse Skipping Modulation) control is implemented by software instead of the conventional control based on an electrical circuit comprising logic gates and an external clock. The control program, implanted on a microcontroller dsPIC is translated directly from a diagram realized under SIMULINK using the tool MPLAB SIMULINK BLOCKSET. The use of the ISIS / Proteus simulator allowed us to compare the simulation results obtained from MATLAB and the practical electrical circuit of the converter and its simulated control under ISIS / Proteus. Keywords-- Buck converter, PSM control, MPLAB SIMULINK Blockset, dsPIC, ISIS/Proteus. I. INTRODUCTION DC-DC converters are generally based on power electronics components used as switches. They have a control circuit which must act on the opening or closing of the switch according to a well-defined protocol and frequency. These control devices are implanted in the form of analogue or digital circuits. Presently, we are moving towards a programmed control which is managed by a programmable logic circuit. The advantage of this method is its simplicity and versatility in comparison with a conventional control. The work presented falls within the scope of the programmed control. The control mode chosen is Pulse Skipping Modulation Mode (PSM). This command is carried out in the form of a logic circuit which is controlled by an external clock. In our case, this circuit will be replaced by a program which must achieve the same result and which will be implanted on a dsPIC microcontroller using a tool provided by the manufacturer of the microcontroller and integrated in MATLAB software. The practical circuit diagram representing the converter and the dsPIC containing the control program will be simulated under ISIS / Proteus and the results of this simulation will be compared with those obtained using SIMULIN/MATLAB.
  • 2. International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163 Issue 09, Volume 4 (September 2017) www.ijirae.com _________________________________________________________________________________________________ IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 | ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91 IJIRAE © 2014- 17, All Rights Reserved Page -27 II. BUCK CONVERTER AND PSM CONTROL A. Buck Converter The converter consists of a switch (MOSFET), a diode, an inductance coil L and a capacitor C with a resistive load as shown in figure-1. Figure-1. Buck Converter The buck converter is controlled by a PSM type impulse control device [1],[2]. The adopted mode of operation is the continuous conduction mode (CCM) [3]-[5]. The PSM regulator which will supply the pulses to the switch will act on the converter according to the result of comparison of the reference voltage (Vref) and the output voltage (Vo) taken at the load RL. It is introduced in the form of a MATLAB function which will apply to the switch (MOSFET) a clock signal H. The clock frequency fh and the duty cycle α remain fixed. When the load RL voltage Vo is lower than the reference voltage Vref, the pulse train is sent to the switch, which will result in an increase in voltage and current across the load, that is the charging period of the capacitor. When Vo exceeds Vref the pulses are blocked and the opening of the switch causes discharge of the capacitor and consequently the decrease of the voltage across the load. When the voltage Vo becomes lower than the reference voltage (Vref), the pulse train is applied again to the switch and the voltage Vo increases. Thus, when the steady state is established, the voltage Vo will oscillate periodically around the reference voltage (Vref) with a ripple whose amplitude will be greater or less according to the value of the load resistor RL. B. Modeling the PSM Function The operating principle of the PSM control is summarized in the flow chart as shown in figure-2. Vref , Vo and H represent the input variables of the function and D the output variable [6]. Figure-2. PSM function flow chart When the steady state is established after a transient phase, the clock signal with period Th (frequency fh)and duty cycle α will be applied to the MOSFET when Vo < Vref (charge period of the capacitor) and blocked in the opposite case (period of discharge). During the charging period, the MOSFET transistor will be on during the time αTh and blocked during the time (1-α) Th. If p is the number of cycles during which the clock signal is applied to the transistor and q the number of cycles during which the clock signal is absent as shown in figure3, the switching frequency fc of the MOSFET can be expressed by the relation [7],[8]: (1) Start D = 0Vo < Vref D = H N O
  • 3. International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163 Issue 09, Volume 4 (September 2017) www.ijirae.com _________________________________________________________________________________________________ IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 | ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91 IJIRAE © 2014- 17, All Rights Reserved Page -28 Figure-3. Evolution of Vo and the PSM control signal in steady state The modulation factor M is defined by the relation: (2) ( 0 M 1 ) It is shown that in the case of the continuous conduction regime (CCM), the mean value of the voltage Vo applied to the resistor RL is given by: (3) α is the duty cycle of the clock signal. From the relation (6), the average current Io circulating through RL is deduced: RL (4) It can be seen that only the modulation factor M can vary since the other parameters are constant. It is this variation which makes it possible to adjust the output voltage (Vo) to the reference voltage (Vref). It is also established that to remain in the continuous conduction mode (CCM), the load resistor RL must satisfy the condition: (5) For a given load RL , the inductance L must satisfy the condition: (6) In our simulation, we considered the load RL varies between 10 Ω and 100Ω, α = 0.9 and fh = 100kHz, Ve = 12V and C = 100μF. From the relation (6), the minimum value of L is deduced: Lmin = 50µH In the simulation we chose L = 200μH. III. MATLAB SIMULATION OF PSM-CONTROLLED CONVERTER A. Buck Converter unde SIMSCAPE The electrical circuit of the converter and the PSM control function are realized under MATLAB / SIMULINK in the form of two separate blocks, as shown in the figure-4: Figure-4. PSM Buck converter and PSM control The converter is realized under SIMSCAPE as shown in figure-5. The RDON resistance of the MOSFET is adjusted at 70mΩ. This value corresponds to the value of RDON of the MOSFET RF470 given by the manufacturer and used in the simulation under ISIS/Proteus.
  • 4. International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163 Issue 09, Volume 4 (September 2017) www.ijirae.com _________________________________________________________________________________________________ IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 | ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91 IJIRAE © 2014- 17, All Rights Reserved Page -29 Figure-5. Buck converter under SIMSCAPE A. The PSM control The PSM function which translates the flowchart of figure-2 is introduced in the form of a MATLAB function D = f (Vref, Vo, H) whose inputs are the reference voltage (Vref), the output voltage (Vo) The clock signal (H). Output D will send the clock signal H to the converter as long as Vo < Vref and block it when Vo > Vref. Figure-6. PSM Function The advantage of this software solution with respect to a hardware implantation is the simplification of the control circuit. A single microcontroller containing the control program is sufficient instead of a circuit comprising several logic gates and a clock circuit [9]. B. Converter response simulation Figure-7 shows the evolution of the output voltage (Vo) and the control signal PSM. It should be noted that after a transient phase the output voltage will tend towards the reference voltage with oscillations that are greater or less depending on the value of the load, this is the steady state. Figure-7. Evolution of Vo and the PSM signal versus time The simulation also shows that the response time of the system (evolution of the output voltage Vo) is influenced by the value of the load as seen in figure-8.
  • 5. International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163 Issue 09, Volume 4 (September 2017) www.ijirae.com _________________________________________________________________________________________________ IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 | ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91 IJIRAE © 2014- 17, All Rights Reserved Page -30 Figure-8. Output voltage Vo for two values of RL IV. IMPLEMENTATION OF THE CONTROL PROGRAM IN A DSPIC33 AND SIMULATION UNDER ISIS A. Implementation of the control under MPLAB SIMULINK Blockset The control part will be managed by a dsPIC33 according to the diagram in figure-9. The control in PSM mode will be implemented in a microcontroller dsPIC33 (16 bits) of the Microchip family whose external clock frequency can rise up to 80MHz. The voltages Vo and Vref are applied to two inputs of the analog-to-digital converter integrated in the microcontroller and the output signal PSM is sent to a pin configured at the output as indicated in figure 10 and will be applied subsequently to the gate of the MOSFET through a driver [10], [11]. Figure-9. Buck converter and control circuit The implementation of the PSM function is performed under version 3.39 of MPLAB Blockset for SIMULINK installed in the SIMULINK tool of MATLAB2016b software used in this study. Figure-10. PSM function under Mplab Simulink Blockset
  • 6. International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163 Issue 09, Volume 4 (September 2017) www.ijirae.com _________________________________________________________________________________________________ IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 | ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91 IJIRAE © 2014- 17, All Rights Reserved Page -31 In our simulation, we used the dsPIC33FJ32MC204. This microcontroller belongs to the microchip dsPIC family, performing very well with computing power which can reach 70 MIPS (70 million instructions per second) and simulable under ISIS software. The compilation of the file under MPLABX using the xc16-v1.3 compiler will generate a source file in C language and the corresponding object file. It is the object file who will be charged in the program memoire of the dsPIC. B. Complete circuit diagram under ISIS The diagram of the circuit representing the converter and the control part (Figure-11) is carried out using the ISIS software. L1 200uH D 15ETH06 R1 1 C1 100u Ve R6(1) HIN 10 LIN 12 VB 6 HO 7 VS 5 LO 1 COM 2 SD 11 VC 3 U2 IR2112 D1 DIODE R2 10 Q1 IRF540 C2 100n C3 22u D3 DIODE R4 10K RB2/CN6/RP2/AN4 23 RB3/CN7/RP3/AN5 24 RB6/CN24/RP6/ASCL1/EMUC3/PGEC3 42 RB10/CN16/RP10/PW M1H3/EMUD2/PGED2 8 RB11/CN15/RP11/PW M1L3/EMUC2/PGEC2 9 RB12/CN14/RP12/PWM1H2 10 RB13/CN13/RP13/PWM1L2 11 RB5/CN27/RP5/ASDA1/EMUD3/PGED3 41 MCLR 18 RA0/CN2/VREF+/AN0 19 RA1/CN3/VREF-/AN1 20 RA2/CN30/CLKI/OSCI 30 RA3/CN29/CLKO/OSCO 31 RA4/CN0/T1CK/SOSCO 34 RB0/CN4/RP0/C2IN-/AN2/EMUD1/PGED1 21 RB1/CN5/RP1/C2IN+/AN3/EMUC1/PGEC1 22 RB4/CN1/RP4/SOSCI 33 RB7/CN23/RP7/INT0 43 RB8/CN22/RP8/SCL1 44 RB9/CN21/RP9/SDA1 1 RB14/CN12/RP14/PWM1H1 14 RB15/CN11/RP15/PWM1L1 15 VCAP/VDDCORE 7 RA8/TDO 32 RA9/TDI 35 RA10/TMS 12 RA7/TCK 13 RC0/CN8/RP16/AN6 25 RC1/CN9/RP17/AN7 26 RC2/CN10/RP18/AN8 27 RC3/CN28/RP19 36 RC4/CN25/RP20 37 RC6/CN18/RP22/PWM2H1 2 RC7/CN17/RP23/PWM2L1 3 RC9/CN19/RP25 5 RC5/CN26/RP21 38 RC8/CN20/RP24 4 AVDD 17 AVSS 16 U1 DSPIC33FJ32MC204 R5 100k R6 500K R7 500K R8 100K Vo R7(1) U1(RC9/CN19/RP25) Figure-11. Converter and control circuit under ISIS The control of the MOSFET RF470 used in this simulation will be provided by the driver IR2112. The voltage dividers by means of high-value resistors serve to divide the reference voltage (Vref) and the output voltage (Vo) in the same proportions so that they do not exceed 5V, the maximum voltage accepted by the inputs of the analog-to-digital converter. The influence of these resistances is negligible for values of RL not exceeding 100Ω. C. Converter response simulation under ISIS The ISIS simulation of the converter response to a voltage step of 12V and delayed by 1 millisecond is given in figure-12. We note the appearance of a transitional phase before the establishment of the steady state. Figure-12. Output voltage Vo and PSM signal under ISIS Vref Vo PSM signal transiant steady state
  • 7. International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163 Issue 09, Volume 4 (September 2017) www.ijirae.com _________________________________________________________________________________________________ IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 | ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91 IJIRAE © 2014- 17, All Rights Reserved Page -32 V. COMPARISON OF THE SIMULATION RESULTS OBTAINED BY ISIS AND MATLAB A. Response to a voltage step for different load values Figures-13a, 13b and 13c shows a good concordance between the simulation results under MATLAB and the simulation under ISIS with a slight offset between the curves and a larger peak of the simulated transient phase under MATLAB. This slight difference can be explained by the fact that the simulation was carried out under different simulators, with different assemblies, but the shape of the signal remains generally the same. Figure-13a. Evolution of Vo for RL = 1Ω Figure-13b. Evolution of Vo for RL = 10Ω Figure-13c. Evolution of Vo for RL = 50Ω B. Converter response time Figure-14 shows the response time of the converter for RL values between 10Ω and 100Ω. Figure-14. Evolution of the response time versus RL under MATLAB and ISIS simulation It is found that the curves are almost confounded for the low RL values and diverge lightly for high RL values. However, the offset between the two curves is very small. RL=1Ω RL=10Ω RL=50Ω
  • 8. International Journal of Innovative Research in Advanced Engineering (IJIRAE) ISSN: 2349-2163 Issue 09, Volume 4 (September 2017) www.ijirae.com _________________________________________________________________________________________________ IJIRAE: Impact Factor Value – SJIF: Innospace, Morocco (2016): 3.916 | PIF: 2.469 | Jour Info: 4.085 | ISRAJIF (2016): 3.715 | Indexcopernicus: (ICV 2015): 47.91 IJIRAE © 2014- 17, All Rights Reserved Page -33 C. Ripple ratios Figure-15 shows the ripple ratios of the output voltage Vo (τond )computed with the two simulators. Figure-15. Evolution of the ripple ratio versus RL under MATLAB and ISIS simulation It is observed that the ripple of the output voltage Vo decreases when the value of RL increases and the two curves tend to get confused. The decrease of the ripple for the large RL values is a characteristic of the PSM mode control [12]. VI. CONCLUSION In this steady, we studied the behaviour of a buck converter controlled in PSM mode. The PSM control was introduced as a MATLAB function instead of an electrical circuit consisting of logic gates and an external clock. The advantage of this programmed control is its simplicity and flexibility, contrary to a conventional control. Thus, for example, the clock frequency can be modified by programming without changing any components. The other advantage is the economics of the components, so a simple microcontroller can replace all the electrical circuit of the PSM control realized with a clock circuit and several logic gates. In order to program the PSM function, we used the MPLAB Blockset for SIMULINK tool, a powerful tool that allows to directly translating the schema of a circuit realized under SIMULINK into a program C, which will be compiled and loaded on a dsPIC. The use of this tool greatly and efficiently simplifies the graphical realization under SIMULINK contrary to the conventional methods. Finally, we used the ISIS simulator to test and execute the compiled and loaded control program on a dsPIC33. The comparison of the "theoretical" results obtained under MATLAB and the "practical" results under ISIS showed a good agreement between the results obtained. The next step will naturally be the practical realization of the circuit and the comparison of the practical results with those presented in this study. REFERENCES 1. S. Angkititrakul and H. Hu, “Design and analysis of buck converter with pulse-skipping modulation,” 2008 IEEE Power Electronics Specialists Conference, Rhodes, 2008, pp. 1151-1156. 2. N. Lokesh and R. Thangam, “Computerized Soft-Start PSM Buck Converter,” Journal of Chemical and Pharmaceutical Sciences, Special Issue 5, pp. 151-155 ,October 2016. 3. N. Mohan, M. Undeland and P. Robbins , Power Electronics: Converters, Applications, and Design, Ed. New York : Wiley, 2002. 4. S. Kasat, “Analysis, Design and Modeling of DC-DC Converter Using Simulink, ”, M. Eng thesis, Oklahoma State University, USA, Dec. 2004. 5. S. Zich, “Analysis and Design of Continuous Input Current Multiphase Interleaved Buck Converter,” M. Eng thesis, California Polytechnic State University, USA, Jan. 2009. 6. A. El jounaidi, A. Sabir, A. Aboudou and D. Wassad. “Simulation sous MATLAB d’un Emulateur de Panneau Photovoltaïque à base d’un Convertisseur Buck commandé en mode PSM”. Control, Energy and Electrical Engineering . Issue 2 Vol.4, pp. 1-6 , April 2017 7. P. Luo , L.Y. Luo , and Z. Li , “Skip Cycle Modulation in Switching DC-DC Converter,” , ICCCAS.2002,Chengdu, China, June 2002, pp. 716-719. 8. S. Ramamurthy, and P. Vanaja Ranjan, “Pulse Skipping Modulated Buck Converter - Modeling and Simulation,”, Circuits and Systems vol.1 Issue 2, pp. 59-64, Oct. 2010. 9. S.Ramamurthy, and P.Vanaja Ranjan , “Modeling and Simulation of PSM DC-DC Buck Converter ,” International Journal of Electrical and Electronics Engineering, Vol.4, Issue 8, pp. 546-549, 2010 . 10.A.D. Pathak , “Mosfet/Igbt drivers theory and applications,”, IXYS Corporation, Santa Clara , USA, 2001. 11. T.V. Nguyen. “ Circuit générique de commandes rapprochées pour l’électronique de puissance,” thesis, Grenoble University, France. 2012. 12.S. Ramamurthy, and P. Vanaja Ranjan. “ Modeling and Simulation of PSM Buck Converter under DCM,”. European Journal of Scientific Research. Vol.47 Issue 2. pp. 241-247.2010