SlideShare a Scribd company logo
1 of 23
Presented by-
ASHISH MAURYA
(2015 VLSI-13)
AN EFFICIENT FIXED CODEBOOK SEARCH
METHOD FOR G.729 SPEECH CODEC
ABV-Indian Institute of Information Technology and Management Gwalior,
Morena Link Road, Gwalior, Madhya Pradesh, INDIA - 474015.
Presented by- ASHISH MAURYA (2015 VLSI-13)
May 13, 2016
I. Speech coding
i. Block Diagram and Description
II. Speech coder
III. G.729???
IV. Algebraic Code Excited Linear Prediction (ACELP)
i. Block Diagram
ii. Fixed Codebook Structure
iii. Process Flowgraph
V. Proposed Search Method
i. IFPR Search Method
ii. RCM Search Method
iii. Combined Search Method
- Process Flowgraph
VI. Conclusion & Scope
VII. Reference Paper
CONTENTS
Presented by- ASHISH MAURYA (2015 VLSI-13)
 Speech coding is a procedure to represent a digitized speech
signal using as few bits as possible, maintaining at the same time a
reasonable level of speech quality.
 Due to the increasing demand for speech communication, speech
coding technology has received augmenting levels of interest from
the research, standardization, and business communities.
SPEECH CODING
1/20Presented by- ASHISH MAURYA (2015 VLSI-13)
2/20Presented by- ASHISH MAURYA (2015 VLSI-13)
BLOCK DIAGRAM
 Speech source: A continuous time analog speech signal source.
 Filter: Used to select required frequency signal by filtering
unwanted signals.
 Sampler: Convert continuous time signal to discrete time signal.
Sampling is done at 8 KHz to satisfy Nyquist criterion .
 ADC: Discrete signal is quantized by quantizer to get digital signal.
 Source encoder: Encode digitized signal to reduce the bit rate.
3/20Presented by- ASHISH MAURYA (2015 VLSI-13)
BLOCK DESCRIPTION
 Channel encoder: Provides error protection to the bit-stream
before transmission to the communication channel.
 Channel decoder: Processes the error-protected data to
recover the encoded data.
 Source decoder: Generates the digital speech signal having
the original bit rate.
 DAC: Converts digital speech signal to continuous-time
analog signal.
4/20Presented by- ASHISH MAURYA (2015 VLSI-13)
BLOCK DESCRIPTION (CONTD..)
 The encoder/decoder structure represented in Figure is known as a speech
coder.
 The input speech is encoded to produce a low-rate bit-stream.
 This bit-stream is input to the decoder, which constructs an approximation of
the original signal.
5/20Presented by- ASHISH MAURYA (2015 VLSI-13)
SPEECH CODER
Encoding
 Derive the filter coefficients from the speech frame.
 Derive the scale factor from the speech frame.
 Transmit filter coefficients and scale factor to the decoder.
Decoding
 Generate white noise sequence.
 Multiply the white noise samples by the scale factor.
 Construct the filter using the coefficients from the encoder and
filter the scaled white noise sequence.
 Output speech is the output of the filter.
6/20Presented by- ASHISH MAURYA (2015 VLSI-13)
SPEECH CODER (CONTD..)
 G.729 is a speech coding technique
 Most important usage is in VoIP
 Compress speech signal from 64kbps to 8kbps
 It uses the CS-ACELP algorithm
 CS-ACELP stands for conjugate structure algebraic code
excited linear prediction
7/20Presented by- ASHISH MAURYA (2015 VLSI-13)
G.729 ???
 Algebraic CELP or ACELP is an attempt to reduce the
computational cost of standard CELP coders.
 The term “Algebra” means the use of simple algebra or
mathematical rules to create the excitation code vectors ,with the
rules being addition and shifting.
 The advantage of this method is that no physical storage is
required, resulting in significant memory saving.
8/20Presented by- ASHISH MAURYA (2015 VLSI-13)
Algebraic CELP or ACELP
Fixed CB search
9/20Presented by- ASHISH MAURYA (2015 VLSI-13)
ACELP Encoder Block Diagram
 The fixed codebook is based on an algebraic codebook structure
using an interleaved single-pulse permutation (ISPP) design
 40 samples ACELP fixed codebook made up of five single pulse
interleaved permutation codes (5 tracks)
 Hence called, Interleaved Single-Pulse Permutation (ISPP) .
10/20Presented by- ASHISH MAURYA (2015 VLSI-13)
STRUCTURE OF FIXED CODEBOOK
 Each pulse can have either the amplitudes +1 or –1
 Each pulse requires 1 bit per sign.
 For m0, m1, and m2, 3 bits are needed for position;
while for m3, 4 bits are required.
Total of 17 bits are needed to index the whole codebook.
11/20Presented by- ASHISH MAURYA (2015 VLSI-13)
STRUCTURE OF FIXED CODEBOOK (CONTD..)
12/20Presented by- ASHISH MAURYA (2015 VLSI-13)
PROCESS FLOW GRAPH
   
k
t
k
n
k
k
k
cc
ncnd
E
C












239
0
2
Maximizing Term
13/20Presented by- ASHISH MAURYA (2015 VLSI-13)
PROPOSED SEARCH METHOD
 A combined version of reduced candidate mechanism (RCM) and
iteration-free pulse replacement (IFPR).
 Individual pulse contribution in each track is given by RCM.
 The replacement of a pulse is performed through the search over
the sorted top N pulses by IFPR.
 This method requires a search load about to 7.5% of G.729A.
14/20
IFPR SEARCH METHOD
Presented by- ASHISH MAURYA (2015 VLSI-13)
 In the IFPR method, new pulses are
sought by a number of pulse
replacements at a time following pulse
contributions evaluated for every track.
 This is done to maximize over all
combinations a search criterion, which
replaces the pulses pertaining to the
initial codevector with the most
significant pulses for every track.
 To replace the pulses of the initial
codevector with the most significant
pulses for every track has overall search
complexity of 48.
15/20
RCM SEARCH METHOD
Presented by- ASHISH MAURYA (2015 VLSI-13)
 The number of candidate pulses in each
track is reduced for the purpose of search
complexity reduction.
 A pulse sorting is made by the
contribution thereof in descending order as
the first step, and then, the top N pulses are
chosen as the candidate pulses for a full
search.
 In this way, the search process needs to
be performed for merely N^4 number of
times for the optimal pulse combination.
 So the best combination of the candidates
will be selected.
16/20
COMBINED SEARCH METHOD
Presented by- ASHISH MAURYA (2015 VLSI-13)
COMPARISON TABLE
17/20
PROCESS FLOW GRAPH
Presented by- ASHISH MAURYA (2015 VLSI-13)
 Individual pulse contribution is
evaluated by, and a sorting is made
by pulse contribution within the
associated track.
 The one with the global maximum
pulse contribution, named as G1, is
located out of all the top 1 pulses
among all the tracks.
 G1 is presumed to be one of four
optimal pulses.
18/20
PROCESS FLOW GRAPH (CONTD..)
Presented by- ASHISH MAURYA (2015 VLSI-13)
 The value of N is determined for the
searching task conducted over the
remaining three tracks through RCM.
 The searching task terminates the
moment the combination of optimal
pulses is acquired.
19/20
CONCLUSION & SCOPE
Presented by- ASHISH MAURYA (2015 VLSI-13)
 A pulse with a high contribution is more likely to serve as one of the optimal
pulses in the associated track.
 This proposal requires eight searches in the case of N = 2, i.e, a search load is
about 2.5% of that in G.729A, and similar reduction in searching for other values of
‘N’.
 The improved G.729A speech codec can be utilized to improve the Voice over
Internet Protocol (VoIP) performance on smartphone.
 As a consequence, the energy efficiency requirement is met for an extended
operation time period due to computational load reduction.
20/20
REFERENCE PAPER
Presented by- ASHISH MAURYA (2015 VLSI-13)
C. Y. Yeh, "An efficient fixed codebook search for G.729
speech codec derived from RCM-based search algorithm,"
Signal and Information Processing (ChinaSIP), 2014 IEEE China
Summit & International Conference on, Xi'an, 2014, pp. 76-79.
Presented by- ASHISH MAURYA (2015 VLSI-13)

More Related Content

What's hot

Instruction set-of-8085
Instruction set-of-8085Instruction set-of-8085
Instruction set-of-8085
saleForce
 
Estimation of bitlength of transformed quantized residue
Estimation of bitlength of transformed quantized residueEstimation of bitlength of transformed quantized residue
Estimation of bitlength of transformed quantized residue
IAEME Publication
 
Instruction set of 8085 Microprocessor By Er. Swapnil Kaware
Instruction set of 8085 Microprocessor By Er. Swapnil KawareInstruction set of 8085 Microprocessor By Er. Swapnil Kaware
Instruction set of 8085 Microprocessor By Er. Swapnil Kaware
Prof. Swapnil V. Kaware
 
PLNOG 13: L. Iannone, W. Shao: Internet Traffic-Engineering with LISP
PLNOG 13: L. Iannone, W. Shao: Internet Traffic-Engineering with LISPPLNOG 13: L. Iannone, W. Shao: Internet Traffic-Engineering with LISP
PLNOG 13: L. Iannone, W. Shao: Internet Traffic-Engineering with LISP
PROIDEA
 

What's hot (20)

Instruction set-of-8085
Instruction set-of-8085Instruction set-of-8085
Instruction set-of-8085
 
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone AdderA Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder
 
Estimation of bitlength of transformed quantized residue
Estimation of bitlength of transformed quantized residueEstimation of bitlength of transformed quantized residue
Estimation of bitlength of transformed quantized residue
 
8085 instructions
8085 instructions8085 instructions
8085 instructions
 
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
8085 Paper Presentation slides,ppt,microprocessor 8085 ,guide, instruction set
 
8051 skb's- part - ii
8051  skb's- part - ii8051  skb's- part - ii
8051 skb's- part - ii
 
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...
 
Code Conversion in 8085 Microprocessor
Code Conversion in 8085 MicroprocessorCode Conversion in 8085 Microprocessor
Code Conversion in 8085 Microprocessor
 
8085 instruction set (detailed)
8085 instruction set (detailed)8085 instruction set (detailed)
8085 instruction set (detailed)
 
Data transfer instruction set of 8085 micro processor
Data transfer instruction set of 8085 micro processorData transfer instruction set of 8085 micro processor
Data transfer instruction set of 8085 micro processor
 
Instruction set of 8085 Microprocessor By Er. Swapnil Kaware
Instruction set of 8085 Microprocessor By Er. Swapnil KawareInstruction set of 8085 Microprocessor By Er. Swapnil Kaware
Instruction set of 8085 Microprocessor By Er. Swapnil Kaware
 
Instruction set
Instruction setInstruction set
Instruction set
 
PLNOG 13: L. Iannone, W. Shao: Internet Traffic-Engineering with LISP
PLNOG 13: L. Iannone, W. Shao: Internet Traffic-Engineering with LISPPLNOG 13: L. Iannone, W. Shao: Internet Traffic-Engineering with LISP
PLNOG 13: L. Iannone, W. Shao: Internet Traffic-Engineering with LISP
 
IRJET- Performance Analysis of a Synchronized Receiver over Noiseless and Fad...
IRJET- Performance Analysis of a Synchronized Receiver over Noiseless and Fad...IRJET- Performance Analysis of a Synchronized Receiver over Noiseless and Fad...
IRJET- Performance Analysis of a Synchronized Receiver over Noiseless and Fad...
 
Kc3418141820
Kc3418141820Kc3418141820
Kc3418141820
 
IRJET- Analysis and Prediction of Delay at Signalized Junctions in Bangalore
IRJET- Analysis and Prediction of Delay at Signalized Junctions in BangaloreIRJET- Analysis and Prediction of Delay at Signalized Junctions in Bangalore
IRJET- Analysis and Prediction of Delay at Signalized Junctions in Bangalore
 
Chroma from Luma Intra Prediction for AV1
Chroma from Luma Intra Prediction for AV1Chroma from Luma Intra Prediction for AV1
Chroma from Luma Intra Prediction for AV1
 
Vlsi titles 2014 2013 2012 2011
Vlsi titles 2014 2013 2012 2011Vlsi titles 2014 2013 2012 2011
Vlsi titles 2014 2013 2012 2011
 
An Energy-Efficient Lut-Log-Bcjr Architecture Using Constant Log Bcjr Algorithm
An Energy-Efficient Lut-Log-Bcjr Architecture Using Constant Log Bcjr AlgorithmAn Energy-Efficient Lut-Log-Bcjr Architecture Using Constant Log Bcjr Algorithm
An Energy-Efficient Lut-Log-Bcjr Architecture Using Constant Log Bcjr Algorithm
 
Modeling design and_performance_analysis_of_various_8_bit_adders_for_embedded...
Modeling design and_performance_analysis_of_various_8_bit_adders_for_embedded...Modeling design and_performance_analysis_of_various_8_bit_adders_for_embedded...
Modeling design and_performance_analysis_of_various_8_bit_adders_for_embedded...
 

Viewers also liked

monte-carlo-simulation
monte-carlo-simulationmonte-carlo-simulation
monte-carlo-simulation
David Wachmann
 
Presentación_TPW_final
Presentación_TPW_finalPresentación_TPW_final
Presentación_TPW_final
Maria Octavio
 
Kelly malacarne interview feedback 08 22-2016
Kelly malacarne interview feedback 08 22-2016Kelly malacarne interview feedback 08 22-2016
Kelly malacarne interview feedback 08 22-2016
Leah Doctor, MBA
 
Trevino updated resume
Trevino updated resumeTrevino updated resume
Trevino updated resume
Gage Trevino
 
WAZEBS TECHNOLOGIES PROFILE
WAZEBS TECHNOLOGIES PROFILEWAZEBS TECHNOLOGIES PROFILE
WAZEBS TECHNOLOGIES PROFILE
Wasim Ahmad
 

Viewers also liked (16)

Aula org 9
Aula org 9Aula org 9
Aula org 9
 
Android Workshop
Android WorkshopAndroid Workshop
Android Workshop
 
Exploring Anko Components, Kotlin, Android
Exploring Anko Components, Kotlin, AndroidExploring Anko Components, Kotlin, Android
Exploring Anko Components, Kotlin, Android
 
monte-carlo-simulation
monte-carlo-simulationmonte-carlo-simulation
monte-carlo-simulation
 
Tecnologia nacional gestion
Tecnologia nacional  gestionTecnologia nacional  gestion
Tecnologia nacional gestion
 
Presentación_TPW_final
Presentación_TPW_finalPresentación_TPW_final
Presentación_TPW_final
 
FPAC_FastCompany
FPAC_FastCompanyFPAC_FastCompany
FPAC_FastCompany
 
Kelly malacarne interview feedback 08 22-2016
Kelly malacarne interview feedback 08 22-2016Kelly malacarne interview feedback 08 22-2016
Kelly malacarne interview feedback 08 22-2016
 
Creatives and Agencies: How to Talk the Talk with Investors
Creatives and Agencies: How to Talk the Talk with Investors Creatives and Agencies: How to Talk the Talk with Investors
Creatives and Agencies: How to Talk the Talk with Investors
 
Chunking slides
Chunking slidesChunking slides
Chunking slides
 
Trevino updated resume
Trevino updated resumeTrevino updated resume
Trevino updated resume
 
WAZEBS TECHNOLOGIES PROFILE
WAZEBS TECHNOLOGIES PROFILEWAZEBS TECHNOLOGIES PROFILE
WAZEBS TECHNOLOGIES PROFILE
 
Hardware trojan detection technique using side channel analysis for hardware ...
Hardware trojan detection technique using side channel analysis for hardware ...Hardware trojan detection technique using side channel analysis for hardware ...
Hardware trojan detection technique using side channel analysis for hardware ...
 
Access kratko
Access kratkoAccess kratko
Access kratko
 
Baze podataka
Baze podatakaBaze podataka
Baze podataka
 
Hardware Trojan detection using Clock sweeping method
Hardware Trojan detection using Clock sweeping methodHardware Trojan detection using Clock sweeping method
Hardware Trojan detection using Clock sweeping method
 

Similar to Presentation

Traffic Engineering in Software Defined Networking SDN
Traffic Engineering in Software Defined Networking SDNTraffic Engineering in Software Defined Networking SDN
Traffic Engineering in Software Defined Networking SDN
ijtsrd
 
Spectral Efficient Blind Channel Estimation Technique for MIMO-OFDM Communica...
Spectral Efficient Blind Channel Estimation Technique for MIMO-OFDM Communica...Spectral Efficient Blind Channel Estimation Technique for MIMO-OFDM Communica...
Spectral Efficient Blind Channel Estimation Technique for MIMO-OFDM Communica...
IJAAS Team
 

Similar to Presentation (20)

IRJET- Structured Compression Sensing Method for Massive MIMO-OFDM Systems
IRJET-  	  Structured Compression Sensing Method for Massive MIMO-OFDM SystemsIRJET-  	  Structured Compression Sensing Method for Massive MIMO-OFDM Systems
IRJET- Structured Compression Sensing Method for Massive MIMO-OFDM Systems
 
A COMPARATIVE PERFORMANCE STUDY OF OFDM SYSTEM WITH THE IMPLEMENTATION OF COM...
A COMPARATIVE PERFORMANCE STUDY OF OFDM SYSTEM WITH THE IMPLEMENTATION OF COM...A COMPARATIVE PERFORMANCE STUDY OF OFDM SYSTEM WITH THE IMPLEMENTATION OF COM...
A COMPARATIVE PERFORMANCE STUDY OF OFDM SYSTEM WITH THE IMPLEMENTATION OF COM...
 
BER Performance of OFDM-QAM over AWGN and RICAIN Channels Using Error Correct...
BER Performance of OFDM-QAM over AWGN and RICAIN Channels Using Error Correct...BER Performance of OFDM-QAM over AWGN and RICAIN Channels Using Error Correct...
BER Performance of OFDM-QAM over AWGN and RICAIN Channels Using Error Correct...
 
Design and Implementation of Axi-Apb Bridge based on Amba 4.0
Design and Implementation of Axi-Apb Bridge based on Amba 4.0Design and Implementation of Axi-Apb Bridge based on Amba 4.0
Design and Implementation of Axi-Apb Bridge based on Amba 4.0
 
An Efficient High Speed Design of 16-Bit Sparse-Tree RSFQ Adder
An Efficient High Speed Design of 16-Bit Sparse-Tree RSFQ AdderAn Efficient High Speed Design of 16-Bit Sparse-Tree RSFQ Adder
An Efficient High Speed Design of 16-Bit Sparse-Tree RSFQ Adder
 
On Channel Estimation of OFDM-BPSK and -QPSK over Nakagami-m Fading Channels
On Channel Estimation of OFDM-BPSK and -QPSK over Nakagami-m Fading ChannelsOn Channel Estimation of OFDM-BPSK and -QPSK over Nakagami-m Fading Channels
On Channel Estimation of OFDM-BPSK and -QPSK over Nakagami-m Fading Channels
 
H04654853
H04654853H04654853
H04654853
 
Implementation of UART with BIST Technique Using Low Power LFSR
Implementation of UART with BIST Technique Using Low Power LFSRImplementation of UART with BIST Technique Using Low Power LFSR
Implementation of UART with BIST Technique Using Low Power LFSR
 
Traffic Engineering in Software Defined Networking SDN
Traffic Engineering in Software Defined Networking SDNTraffic Engineering in Software Defined Networking SDN
Traffic Engineering in Software Defined Networking SDN
 
Transpose Form Fir Filter Design for Fixed and Reconfigurable Coefficients
Transpose Form Fir Filter Design for Fixed and Reconfigurable CoefficientsTranspose Form Fir Filter Design for Fixed and Reconfigurable Coefficients
Transpose Form Fir Filter Design for Fixed and Reconfigurable Coefficients
 
Implementation of OFDM System Using Various Channel Modulation Schemes
Implementation of OFDM System Using Various Channel Modulation SchemesImplementation of OFDM System Using Various Channel Modulation Schemes
Implementation of OFDM System Using Various Channel Modulation Schemes
 
A-OLSR: ANFIS based OLSR to select Multi point relay
A-OLSR: ANFIS based OLSR to select Multi point relayA-OLSR: ANFIS based OLSR to select Multi point relay
A-OLSR: ANFIS based OLSR to select Multi point relay
 
Sparse channel estimation by pilot allocation in MIMO-OFDM systems
Sparse channel estimation by pilot allocation  in   MIMO-OFDM systems     Sparse channel estimation by pilot allocation  in   MIMO-OFDM systems
Sparse channel estimation by pilot allocation in MIMO-OFDM systems
 
Speech compression-using-gsm
Speech compression-using-gsmSpeech compression-using-gsm
Speech compression-using-gsm
 
AREA OPTIMIZED FPGA IMPLEMENTATION FOR GENERATION OF RADAR PULSE COM-PRESSION...
AREA OPTIMIZED FPGA IMPLEMENTATION FOR GENERATION OF RADAR PULSE COM-PRESSION...AREA OPTIMIZED FPGA IMPLEMENTATION FOR GENERATION OF RADAR PULSE COM-PRESSION...
AREA OPTIMIZED FPGA IMPLEMENTATION FOR GENERATION OF RADAR PULSE COM-PRESSION...
 
A05410105
A05410105A05410105
A05410105
 
Spectral Efficient Blind Channel Estimation Technique for MIMO-OFDM Communica...
Spectral Efficient Blind Channel Estimation Technique for MIMO-OFDM Communica...Spectral Efficient Blind Channel Estimation Technique for MIMO-OFDM Communica...
Spectral Efficient Blind Channel Estimation Technique for MIMO-OFDM Communica...
 
Performance evaluation of high mobility OFDM channel estimation techniques
Performance evaluation of high mobility OFDM channel estimation techniques Performance evaluation of high mobility OFDM channel estimation techniques
Performance evaluation of high mobility OFDM channel estimation techniques
 
Ko3518201823
Ko3518201823Ko3518201823
Ko3518201823
 
COSA and CSA based 32 -bit unsigned multipler
COSA and CSA based 32 -bit unsigned multiplerCOSA and CSA based 32 -bit unsigned multipler
COSA and CSA based 32 -bit unsigned multipler
 

Presentation

  • 1. Presented by- ASHISH MAURYA (2015 VLSI-13) AN EFFICIENT FIXED CODEBOOK SEARCH METHOD FOR G.729 SPEECH CODEC ABV-Indian Institute of Information Technology and Management Gwalior, Morena Link Road, Gwalior, Madhya Pradesh, INDIA - 474015. Presented by- ASHISH MAURYA (2015 VLSI-13) May 13, 2016
  • 2. I. Speech coding i. Block Diagram and Description II. Speech coder III. G.729??? IV. Algebraic Code Excited Linear Prediction (ACELP) i. Block Diagram ii. Fixed Codebook Structure iii. Process Flowgraph V. Proposed Search Method i. IFPR Search Method ii. RCM Search Method iii. Combined Search Method - Process Flowgraph VI. Conclusion & Scope VII. Reference Paper CONTENTS Presented by- ASHISH MAURYA (2015 VLSI-13)
  • 3.  Speech coding is a procedure to represent a digitized speech signal using as few bits as possible, maintaining at the same time a reasonable level of speech quality.  Due to the increasing demand for speech communication, speech coding technology has received augmenting levels of interest from the research, standardization, and business communities. SPEECH CODING 1/20Presented by- ASHISH MAURYA (2015 VLSI-13)
  • 4. 2/20Presented by- ASHISH MAURYA (2015 VLSI-13) BLOCK DIAGRAM
  • 5.  Speech source: A continuous time analog speech signal source.  Filter: Used to select required frequency signal by filtering unwanted signals.  Sampler: Convert continuous time signal to discrete time signal. Sampling is done at 8 KHz to satisfy Nyquist criterion .  ADC: Discrete signal is quantized by quantizer to get digital signal.  Source encoder: Encode digitized signal to reduce the bit rate. 3/20Presented by- ASHISH MAURYA (2015 VLSI-13) BLOCK DESCRIPTION
  • 6.  Channel encoder: Provides error protection to the bit-stream before transmission to the communication channel.  Channel decoder: Processes the error-protected data to recover the encoded data.  Source decoder: Generates the digital speech signal having the original bit rate.  DAC: Converts digital speech signal to continuous-time analog signal. 4/20Presented by- ASHISH MAURYA (2015 VLSI-13) BLOCK DESCRIPTION (CONTD..)
  • 7.  The encoder/decoder structure represented in Figure is known as a speech coder.  The input speech is encoded to produce a low-rate bit-stream.  This bit-stream is input to the decoder, which constructs an approximation of the original signal. 5/20Presented by- ASHISH MAURYA (2015 VLSI-13) SPEECH CODER
  • 8. Encoding  Derive the filter coefficients from the speech frame.  Derive the scale factor from the speech frame.  Transmit filter coefficients and scale factor to the decoder. Decoding  Generate white noise sequence.  Multiply the white noise samples by the scale factor.  Construct the filter using the coefficients from the encoder and filter the scaled white noise sequence.  Output speech is the output of the filter. 6/20Presented by- ASHISH MAURYA (2015 VLSI-13) SPEECH CODER (CONTD..)
  • 9.  G.729 is a speech coding technique  Most important usage is in VoIP  Compress speech signal from 64kbps to 8kbps  It uses the CS-ACELP algorithm  CS-ACELP stands for conjugate structure algebraic code excited linear prediction 7/20Presented by- ASHISH MAURYA (2015 VLSI-13) G.729 ???
  • 10.  Algebraic CELP or ACELP is an attempt to reduce the computational cost of standard CELP coders.  The term “Algebra” means the use of simple algebra or mathematical rules to create the excitation code vectors ,with the rules being addition and shifting.  The advantage of this method is that no physical storage is required, resulting in significant memory saving. 8/20Presented by- ASHISH MAURYA (2015 VLSI-13) Algebraic CELP or ACELP
  • 11. Fixed CB search 9/20Presented by- ASHISH MAURYA (2015 VLSI-13) ACELP Encoder Block Diagram
  • 12.  The fixed codebook is based on an algebraic codebook structure using an interleaved single-pulse permutation (ISPP) design  40 samples ACELP fixed codebook made up of five single pulse interleaved permutation codes (5 tracks)  Hence called, Interleaved Single-Pulse Permutation (ISPP) . 10/20Presented by- ASHISH MAURYA (2015 VLSI-13) STRUCTURE OF FIXED CODEBOOK
  • 13.  Each pulse can have either the amplitudes +1 or –1  Each pulse requires 1 bit per sign.  For m0, m1, and m2, 3 bits are needed for position; while for m3, 4 bits are required. Total of 17 bits are needed to index the whole codebook. 11/20Presented by- ASHISH MAURYA (2015 VLSI-13) STRUCTURE OF FIXED CODEBOOK (CONTD..)
  • 14. 12/20Presented by- ASHISH MAURYA (2015 VLSI-13) PROCESS FLOW GRAPH     k t k n k k k cc ncnd E C             239 0 2 Maximizing Term
  • 15. 13/20Presented by- ASHISH MAURYA (2015 VLSI-13) PROPOSED SEARCH METHOD  A combined version of reduced candidate mechanism (RCM) and iteration-free pulse replacement (IFPR).  Individual pulse contribution in each track is given by RCM.  The replacement of a pulse is performed through the search over the sorted top N pulses by IFPR.  This method requires a search load about to 7.5% of G.729A.
  • 16. 14/20 IFPR SEARCH METHOD Presented by- ASHISH MAURYA (2015 VLSI-13)  In the IFPR method, new pulses are sought by a number of pulse replacements at a time following pulse contributions evaluated for every track.  This is done to maximize over all combinations a search criterion, which replaces the pulses pertaining to the initial codevector with the most significant pulses for every track.  To replace the pulses of the initial codevector with the most significant pulses for every track has overall search complexity of 48.
  • 17. 15/20 RCM SEARCH METHOD Presented by- ASHISH MAURYA (2015 VLSI-13)  The number of candidate pulses in each track is reduced for the purpose of search complexity reduction.  A pulse sorting is made by the contribution thereof in descending order as the first step, and then, the top N pulses are chosen as the candidate pulses for a full search.  In this way, the search process needs to be performed for merely N^4 number of times for the optimal pulse combination.  So the best combination of the candidates will be selected.
  • 18. 16/20 COMBINED SEARCH METHOD Presented by- ASHISH MAURYA (2015 VLSI-13) COMPARISON TABLE
  • 19. 17/20 PROCESS FLOW GRAPH Presented by- ASHISH MAURYA (2015 VLSI-13)  Individual pulse contribution is evaluated by, and a sorting is made by pulse contribution within the associated track.  The one with the global maximum pulse contribution, named as G1, is located out of all the top 1 pulses among all the tracks.  G1 is presumed to be one of four optimal pulses.
  • 20. 18/20 PROCESS FLOW GRAPH (CONTD..) Presented by- ASHISH MAURYA (2015 VLSI-13)  The value of N is determined for the searching task conducted over the remaining three tracks through RCM.  The searching task terminates the moment the combination of optimal pulses is acquired.
  • 21. 19/20 CONCLUSION & SCOPE Presented by- ASHISH MAURYA (2015 VLSI-13)  A pulse with a high contribution is more likely to serve as one of the optimal pulses in the associated track.  This proposal requires eight searches in the case of N = 2, i.e, a search load is about 2.5% of that in G.729A, and similar reduction in searching for other values of ‘N’.  The improved G.729A speech codec can be utilized to improve the Voice over Internet Protocol (VoIP) performance on smartphone.  As a consequence, the energy efficiency requirement is met for an extended operation time period due to computational load reduction.
  • 22. 20/20 REFERENCE PAPER Presented by- ASHISH MAURYA (2015 VLSI-13) C. Y. Yeh, "An efficient fixed codebook search for G.729 speech codec derived from RCM-based search algorithm," Signal and Information Processing (ChinaSIP), 2014 IEEE China Summit & International Conference on, Xi'an, 2014, pp. 76-79.
  • 23. Presented by- ASHISH MAURYA (2015 VLSI-13)