SlideShare a Scribd company logo
10008 Graduate Lane
Apt C
Charlotte, NC:-28262
PRAYAT HEGDE Mobile No:- +1 (704) 236-8531
Email: - prayat2090@gmail.com
Email: - phegde@uncc.edu
1
EDUCATION
University of North Carolina at Charlotte Jan 2014-Dec 2015
Master of Science in Electrical and Electronics Engineering
University of Goa, India July 2008-July 2012
Bachelor of Engineering in Electronics and Telecommunication
SKILL SET
Languages: - C, C++, C#, Java, x86, Embedded C/C++, VHDL, nesC, XML, Python.
Software Development: - OpenMP, MPI, CUDA, Device Drivers, Keil, AutoHotKey, .NET, OpenGL, OpenCV,
Devcon
Tools: - GPUView, DevCon, Intel Vtune, SoCWatch, Windows Performance Analyzer, LabVIEW,
Modelsim, AutoCAD, Xilinx, Matlab, SAP, Eclipse, BlueJ, Visual Studio, Visual Studio
Debugger, Allegro, Perforce.
Micro-Controllers: - ATMEGA: 8, 16, 64, Microchip: PIC 16F, 18F, 32F, ARM7, MSP430, Arduino, Renesas
Sakura, Renesas RX63N, Silicon Lab C8051F041.
Micro-Architecture: - Skylake, Broadwell, Cherry trail, Broxton.
Communication Protocols: - SPI, CAN, I2C, UART. TCP/IP, UDP, USB, ZigBee, Bluetooth.
Courses: - Computer Architecture Real Time Embedded Systems Parallel Computing
Embedded Systems Fault Tolerant Systems Intro to VHDL
Wireless Sensor Networks Intro to Robotics
WORK EXPERIENCE
Intel Corporation: -
GSDV GID Power and Performance Engineering
Title: Graphics Software Engineer Intern June 2015 –Nov 2015
 Debugging Graphics software stack using Agile SW development methodologies.
 Working directly with new platforms to help determine if the hardware is working as expected.
 Contribute to improve operational efficiency by measuring, automation tests, analyzing data and debugging.
 Writing and executing automated and manual test cases and documenting defects.
 Setting up test equipment and running experiments to help debug defects.
Siemens Ltd:-
Title: Graduate Apprentice Engineer Aug 2012 - Aug 2013
 Knowledge of the operation and production of Gas Insulated Switchboards, Compact Sub-Stations and Ring Main Units
for medium voltage rating.
 Implementation of Maynard Operation Sequence Technique (MOST) and calculation of the efficiency of the production
line for Gas Insulated Switches.
 Designed electronic fixture to enhance the efficiency of the production of Ring Main Units.
CSIR National Institute of Oceanography, Goa, India:-
Title: Dissertation Intern Aug 2011-July 2012
 Designed and implemented miniature autonomous vertical profiler for oceanographic purpose.
 Embedded C++ coding of C8051F041 with ultrasonic, Pressure and temperature sensor.
 Designed GUI for wireless communication with MAVP.
PROJECTS
Parametric Cache Simulator: - Language: - C++, Xperf.
 Built a simulator that inputs all the design parameters of a cache (replacement policies: LRU, LFU. Write policies:
WBWA, WTNA) and simulates the working using a trace file generated from the given application.
Assembly code Hazard check simulator: - Language: - C++.
 Built a tool that inputs an assembly code file and checks for any possible hazards and detects data, name or control
dependencies for a pipeline with variable depth.
Scheduling Simulator: - Language: - C++.
 Designed and implemented a scheduling simulator with the Earliest Deadline First (EDF) scheduling policy in conjunction
with the Priority Inheritance Protocol (PIP).
Parallel Programming: - Language: - C, C++, Java, CUDA C/C++.
 Implemented and executed parallel HPC programs using CUDA C on UNC-C K20 cci-grid08.uncc.edu.
 Used C with OpenMp , MPI directives to parallelize the sequential codes for higher order Matrix Multiplication, Dynamic
Heat Distribution problem, Monte Carlo Pi calculations which was implemented with the use of patterns like
stencil,workpool etc.
 Testing the execution time and speedup of above codes on various clusters(Distributed, Shared)
RISC Processor with Interrupt handling: - Language: -VHDL.
 Designed and simulated various components of a RISC processor like 16-bit ALU, 5 stage pipeline and interrupt handler
and integrating the components into a full-fledged RISC processor.
Market data parsing system: - Language: - HTML, Embedded C, Python.
 Developed an ITCH market data parsing system using RX63N embedded board.
 The RX63N embedded board receives the ITCH market data information as a broadcast message (UDP packets) and sends
buy/sell requests through TCP/IP packets to the host.
Run-To-Completion Scheduler: - Language: -Embedded C
 Developed a priority based Run-To-Completion scheduler in C to implement priority based tasks using the Renesas
RX63N board.
 Tasks involved sensing of parameters like temperature, controller internal reference voltage, switch interrupts, LEDs
brightness control potentiometer input, Real Time Clock information and displaying date, time, temperature, reference
voltages on LCD.
 Additionally, running LED patterns after receiving various keyboard commands as well as sending all the data back to PC
for display, serially by UART using Windows HyperTerminal.
Time Synchronization using Miza2 Motes: - Language: - nesC.
 Deployed time synchronization in a multi-hop sensor network.
Development of Miniature Autonomous Vertical Profiler for Oceanographic studies: -
Language: - Embedded C++, C#.
 Designed a vehicle that traverse along the vertical water column without the aid of a tether or a guiding mechanism.
PARTICIPATION-PRESENTATION-PUBLICATION
 Presented “RF TRANSMITTER” at an exhibition held at Padre Conceicao College of Engineering, 2010.
 Participated in PIC Microcontrollers Workshop organized by SENATE of the ETC Department Padre Conceicao College
of Engineering 2011.
 Presented a Paper entitled “Development of Miniature Autonomous Vertical Profiler for Limnography and Oceanographic
studies” at the VLSI Society of India Goa Chapter, 2012. (Paper published in the proceedings of the conference).

More Related Content

What's hot

09_KHIN AYE MU.docx - Abstract
09_KHIN AYE MU.docx - Abstract09_KHIN AYE MU.docx - Abstract
09_KHIN AYE MU.docx - Abstractbutest
 
OPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIO
OPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIOOPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIO
OPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIO
OPAL-RT TECHNOLOGIES
 
COMMUNICATION PROTOCOL RS232 IMPLEMENTATION ON FPGA
COMMUNICATION PROTOCOL RS232 IMPLEMENTATION ON FPGACOMMUNICATION PROTOCOL RS232 IMPLEMENTATION ON FPGA
COMMUNICATION PROTOCOL RS232 IMPLEMENTATION ON FPGA
ijiert bestjournal
 
Fire fighting robot - Micro-controller based project
Fire fighting robot - Micro-controller based projectFire fighting robot - Micro-controller based project
Fire fighting robot - Micro-controller based project
Pooja M
 
vlsi projects using verilog code 2014-2015
vlsi projects using verilog code 2014-2015vlsi projects using verilog code 2014-2015
vlsi projects using verilog code 2014-2015
E2MATRIX
 
Yuvaraj.K Resume
Yuvaraj.K ResumeYuvaraj.K Resume
Yuvaraj.K Resumeyuvaraj k
 
Programmable Logic Controls training day 2
Programmable Logic Controls training day 2Programmable Logic Controls training day 2
Programmable Logic Controls training day 2
Malinga Ephraim
 
Nios2 and ip core
Nios2 and ip coreNios2 and ip core
Nios2 and ip core
anishgoel
 
Programmable Logic Controls training day 1
Programmable Logic Controls training day 1Programmable Logic Controls training day 1
Programmable Logic Controls training day 1
Malinga Ephraim
 
generate IP CORES
generate IP CORESgenerate IP CORES
generate IP CORES
guest296013
 
Hard IP Core design | Convolution Encoder
Hard IP Core design | Convolution EncoderHard IP Core design | Convolution Encoder
Hard IP Core design | Convolution Encoder
Archit Vora
 
Design and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilogDesign and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilog
STEPHEN MOIRANGTHEM
 

What's hot (19)

09_KHIN AYE MU.docx - Abstract
09_KHIN AYE MU.docx - Abstract09_KHIN AYE MU.docx - Abstract
09_KHIN AYE MU.docx - Abstract
 
OPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIO
OPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIOOPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIO
OPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIO
 
COMMUNICATION PROTOCOL RS232 IMPLEMENTATION ON FPGA
COMMUNICATION PROTOCOL RS232 IMPLEMENTATION ON FPGACOMMUNICATION PROTOCOL RS232 IMPLEMENTATION ON FPGA
COMMUNICATION PROTOCOL RS232 IMPLEMENTATION ON FPGA
 
BourrezCVEnglish
BourrezCVEnglishBourrezCVEnglish
BourrezCVEnglish
 
Fire fighting robot - Micro-controller based project
Fire fighting robot - Micro-controller based projectFire fighting robot - Micro-controller based project
Fire fighting robot - Micro-controller based project
 
CaseStudies
CaseStudiesCaseStudies
CaseStudies
 
vlsi projects using verilog code 2014-2015
vlsi projects using verilog code 2014-2015vlsi projects using verilog code 2014-2015
vlsi projects using verilog code 2014-2015
 
Yuvaraj.K Resume
Yuvaraj.K ResumeYuvaraj.K Resume
Yuvaraj.K Resume
 
PLC training
PLC trainingPLC training
PLC training
 
Programmable Logic Controls training day 2
Programmable Logic Controls training day 2Programmable Logic Controls training day 2
Programmable Logic Controls training day 2
 
Ben Portfolio
Ben PortfolioBen Portfolio
Ben Portfolio
 
Nios2 and ip core
Nios2 and ip coreNios2 and ip core
Nios2 and ip core
 
Programmable Logic Controls training day 1
Programmable Logic Controls training day 1Programmable Logic Controls training day 1
Programmable Logic Controls training day 1
 
generate IP CORES
generate IP CORESgenerate IP CORES
generate IP CORES
 
Lab9500
Lab9500Lab9500
Lab9500
 
Hard IP Core design | Convolution Encoder
Hard IP Core design | Convolution EncoderHard IP Core design | Convolution Encoder
Hard IP Core design | Convolution Encoder
 
Design and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilogDesign and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilog
 
Shantanu's Resume
Shantanu's ResumeShantanu's Resume
Shantanu's Resume
 
resume_parbhat
resume_parbhatresume_parbhat
resume_parbhat
 

Similar to Prayat hegde resume_firmware_embedded

Rohan Narula_Resume
Rohan Narula_ResumeRohan Narula_Resume
Rohan Narula_Resume
Rohan Narula
 
Rohan resume
Rohan resumeRohan resume
Rohan resume
Vineet Narula
 
Santhosh Resume
Santhosh ResumeSanthosh Resume
Santhosh Resume
Santhosh Ravisankar
 
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGSA STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
International Journal of Technical Research & Application
 
Marek Suplata Projects
Marek Suplata ProjectsMarek Suplata Projects
Marek Suplata Projectsguest14f12f
 
Dipak_Desai_Resume
Dipak_Desai_ResumeDipak_Desai_Resume
Dipak_Desai_Resumenotoha
 
DebojyotiLahiri_DetailedResume
DebojyotiLahiri_DetailedResumeDebojyotiLahiri_DetailedResume
DebojyotiLahiri_DetailedResumeDebojyoti Lahiri
 

Similar to Prayat hegde resume_firmware_embedded (20)

Rohan Narula_Resume
Rohan Narula_ResumeRohan Narula_Resume
Rohan Narula_Resume
 
Rohan resume
Rohan resumeRohan resume
Rohan resume
 
Santhosh Resume
Santhosh ResumeSanthosh Resume
Santhosh Resume
 
Ankit sarin
Ankit sarinAnkit sarin
Ankit sarin
 
Ullas_CV
Ullas_CVUllas_CV
Ullas_CV
 
CV_Arshad_21June16
CV_Arshad_21June16CV_Arshad_21June16
CV_Arshad_21June16
 
40120140504013
4012014050401340120140504013
40120140504013
 
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGSA STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
 
veera (updated)
veera (updated)veera (updated)
veera (updated)
 
Arjun CV_7 Aug 2015
Arjun CV_7 Aug 2015Arjun CV_7 Aug 2015
Arjun CV_7 Aug 2015
 
Arjun CV_12
Arjun CV_12Arjun CV_12
Arjun CV_12
 
Marek Suplata Projects
Marek Suplata ProjectsMarek Suplata Projects
Marek Suplata Projects
 
Dipak_Desai_Resume
Dipak_Desai_ResumeDipak_Desai_Resume
Dipak_Desai_Resume
 
Pradeep_Embedded
Pradeep_EmbeddedPradeep_Embedded
Pradeep_Embedded
 
Himanth_Resume
Himanth_ResumeHimanth_Resume
Himanth_Resume
 
Kumarreddy(4+yrs)
Kumarreddy(4+yrs)Kumarreddy(4+yrs)
Kumarreddy(4+yrs)
 
Resume
ResumeResume
Resume
 
DebojyotiLahiri_DetailedResume
DebojyotiLahiri_DetailedResumeDebojyotiLahiri_DetailedResume
DebojyotiLahiri_DetailedResume
 
Rajendra Cv
Rajendra CvRajendra Cv
Rajendra Cv
 
Resume
ResumeResume
Resume
 

Recently uploaded

一模一样(unh毕业证书)美国新罕布什尔大学毕业证学位证书案例原版一模一样
一模一样(unh毕业证书)美国新罕布什尔大学毕业证学位证书案例原版一模一样一模一样(unh毕业证书)美国新罕布什尔大学毕业证学位证书案例原版一模一样
一模一样(unh毕业证书)美国新罕布什尔大学毕业证学位证书案例原版一模一样
6budtn3l
 
Accelerating AI Integration with Collaborative Learning - Kinga Petrovai - So...
Accelerating AI Integration with Collaborative Learning - Kinga Petrovai - So...Accelerating AI Integration with Collaborative Learning - Kinga Petrovai - So...
Accelerating AI Integration with Collaborative Learning - Kinga Petrovai - So...
SocialHRCamp
 
原版定制(ucdavis毕业证书)加州大学戴维斯分校毕业证学位证书电子版原版一模一样
原版定制(ucdavis毕业证书)加州大学戴维斯分校毕业证学位证书电子版原版一模一样原版定制(ucdavis毕业证书)加州大学戴维斯分校毕业证学位证书电子版原版一模一样
原版定制(ucdavis毕业证书)加州大学戴维斯分校毕业证学位证书电子版原版一模一样
4y5yl5qy
 
CI or FS Poly Cleared Job Fair Handbook | June 6
CI or FS Poly Cleared Job Fair Handbook | June 6CI or FS Poly Cleared Job Fair Handbook | June 6
CI or FS Poly Cleared Job Fair Handbook | June 6
ClearedJobs.Net
 
Promotion & Selection in Indian Railways .ppt
Promotion & Selection in Indian Railways .pptPromotion & Selection in Indian Railways .ppt
Promotion & Selection in Indian Railways .ppt
Rajesh KUMAR Gupta
 
Rally Webinar Recruitment Marketing for High Volume Hiring.pdf
Rally Webinar Recruitment Marketing for High Volume Hiring.pdfRally Webinar Recruitment Marketing for High Volume Hiring.pdf
Rally Webinar Recruitment Marketing for High Volume Hiring.pdf
Rally Recruitment Marketing
 
1比1仿制(csun毕业证书)加州州立大学北岭分校毕业证硕士文凭原版一模一样
1比1仿制(csun毕业证书)加州州立大学北岭分校毕业证硕士文凭原版一模一样1比1仿制(csun毕业证书)加州州立大学北岭分校毕业证硕士文凭原版一模一样
1比1仿制(csun毕业证书)加州州立大学北岭分校毕业证硕士文凭原版一模一样
4y5yl5qy
 
Becoming Relentlessly Human-Centred in an AI World - Erin Patchell - SocialHR...
Becoming Relentlessly Human-Centred in an AI World - Erin Patchell - SocialHR...Becoming Relentlessly Human-Centred in an AI World - Erin Patchell - SocialHR...
Becoming Relentlessly Human-Centred in an AI World - Erin Patchell - SocialHR...
SocialHRCamp
 
The Benefits of Temporary Part-Time Jobs for Students
The Benefits of Temporary Part-Time Jobs for StudentsThe Benefits of Temporary Part-Time Jobs for Students
The Benefits of Temporary Part-Time Jobs for Students
SnapJob
 
Periodical - Employee Spotlight Kathryn Hillenburg
Periodical - Employee Spotlight Kathryn HillenburgPeriodical - Employee Spotlight Kathryn Hillenburg
Periodical - Employee Spotlight Kathryn Hillenburg
marketing659039
 

Recently uploaded (10)

一模一样(unh毕业证书)美国新罕布什尔大学毕业证学位证书案例原版一模一样
一模一样(unh毕业证书)美国新罕布什尔大学毕业证学位证书案例原版一模一样一模一样(unh毕业证书)美国新罕布什尔大学毕业证学位证书案例原版一模一样
一模一样(unh毕业证书)美国新罕布什尔大学毕业证学位证书案例原版一模一样
 
Accelerating AI Integration with Collaborative Learning - Kinga Petrovai - So...
Accelerating AI Integration with Collaborative Learning - Kinga Petrovai - So...Accelerating AI Integration with Collaborative Learning - Kinga Petrovai - So...
Accelerating AI Integration with Collaborative Learning - Kinga Petrovai - So...
 
原版定制(ucdavis毕业证书)加州大学戴维斯分校毕业证学位证书电子版原版一模一样
原版定制(ucdavis毕业证书)加州大学戴维斯分校毕业证学位证书电子版原版一模一样原版定制(ucdavis毕业证书)加州大学戴维斯分校毕业证学位证书电子版原版一模一样
原版定制(ucdavis毕业证书)加州大学戴维斯分校毕业证学位证书电子版原版一模一样
 
CI or FS Poly Cleared Job Fair Handbook | June 6
CI or FS Poly Cleared Job Fair Handbook | June 6CI or FS Poly Cleared Job Fair Handbook | June 6
CI or FS Poly Cleared Job Fair Handbook | June 6
 
Promotion & Selection in Indian Railways .ppt
Promotion & Selection in Indian Railways .pptPromotion & Selection in Indian Railways .ppt
Promotion & Selection in Indian Railways .ppt
 
Rally Webinar Recruitment Marketing for High Volume Hiring.pdf
Rally Webinar Recruitment Marketing for High Volume Hiring.pdfRally Webinar Recruitment Marketing for High Volume Hiring.pdf
Rally Webinar Recruitment Marketing for High Volume Hiring.pdf
 
1比1仿制(csun毕业证书)加州州立大学北岭分校毕业证硕士文凭原版一模一样
1比1仿制(csun毕业证书)加州州立大学北岭分校毕业证硕士文凭原版一模一样1比1仿制(csun毕业证书)加州州立大学北岭分校毕业证硕士文凭原版一模一样
1比1仿制(csun毕业证书)加州州立大学北岭分校毕业证硕士文凭原版一模一样
 
Becoming Relentlessly Human-Centred in an AI World - Erin Patchell - SocialHR...
Becoming Relentlessly Human-Centred in an AI World - Erin Patchell - SocialHR...Becoming Relentlessly Human-Centred in an AI World - Erin Patchell - SocialHR...
Becoming Relentlessly Human-Centred in an AI World - Erin Patchell - SocialHR...
 
The Benefits of Temporary Part-Time Jobs for Students
The Benefits of Temporary Part-Time Jobs for StudentsThe Benefits of Temporary Part-Time Jobs for Students
The Benefits of Temporary Part-Time Jobs for Students
 
Periodical - Employee Spotlight Kathryn Hillenburg
Periodical - Employee Spotlight Kathryn HillenburgPeriodical - Employee Spotlight Kathryn Hillenburg
Periodical - Employee Spotlight Kathryn Hillenburg
 

Prayat hegde resume_firmware_embedded

  • 1. 10008 Graduate Lane Apt C Charlotte, NC:-28262 PRAYAT HEGDE Mobile No:- +1 (704) 236-8531 Email: - prayat2090@gmail.com Email: - phegde@uncc.edu 1 EDUCATION University of North Carolina at Charlotte Jan 2014-Dec 2015 Master of Science in Electrical and Electronics Engineering University of Goa, India July 2008-July 2012 Bachelor of Engineering in Electronics and Telecommunication SKILL SET Languages: - C, C++, C#, Java, x86, Embedded C/C++, VHDL, nesC, XML, Python. Software Development: - OpenMP, MPI, CUDA, Device Drivers, Keil, AutoHotKey, .NET, OpenGL, OpenCV, Devcon Tools: - GPUView, DevCon, Intel Vtune, SoCWatch, Windows Performance Analyzer, LabVIEW, Modelsim, AutoCAD, Xilinx, Matlab, SAP, Eclipse, BlueJ, Visual Studio, Visual Studio Debugger, Allegro, Perforce. Micro-Controllers: - ATMEGA: 8, 16, 64, Microchip: PIC 16F, 18F, 32F, ARM7, MSP430, Arduino, Renesas Sakura, Renesas RX63N, Silicon Lab C8051F041. Micro-Architecture: - Skylake, Broadwell, Cherry trail, Broxton. Communication Protocols: - SPI, CAN, I2C, UART. TCP/IP, UDP, USB, ZigBee, Bluetooth. Courses: - Computer Architecture Real Time Embedded Systems Parallel Computing Embedded Systems Fault Tolerant Systems Intro to VHDL Wireless Sensor Networks Intro to Robotics WORK EXPERIENCE Intel Corporation: - GSDV GID Power and Performance Engineering Title: Graphics Software Engineer Intern June 2015 –Nov 2015  Debugging Graphics software stack using Agile SW development methodologies.  Working directly with new platforms to help determine if the hardware is working as expected.  Contribute to improve operational efficiency by measuring, automation tests, analyzing data and debugging.  Writing and executing automated and manual test cases and documenting defects.  Setting up test equipment and running experiments to help debug defects. Siemens Ltd:- Title: Graduate Apprentice Engineer Aug 2012 - Aug 2013  Knowledge of the operation and production of Gas Insulated Switchboards, Compact Sub-Stations and Ring Main Units for medium voltage rating.  Implementation of Maynard Operation Sequence Technique (MOST) and calculation of the efficiency of the production line for Gas Insulated Switches.  Designed electronic fixture to enhance the efficiency of the production of Ring Main Units. CSIR National Institute of Oceanography, Goa, India:- Title: Dissertation Intern Aug 2011-July 2012  Designed and implemented miniature autonomous vertical profiler for oceanographic purpose.  Embedded C++ coding of C8051F041 with ultrasonic, Pressure and temperature sensor.  Designed GUI for wireless communication with MAVP.
  • 2. PROJECTS Parametric Cache Simulator: - Language: - C++, Xperf.  Built a simulator that inputs all the design parameters of a cache (replacement policies: LRU, LFU. Write policies: WBWA, WTNA) and simulates the working using a trace file generated from the given application. Assembly code Hazard check simulator: - Language: - C++.  Built a tool that inputs an assembly code file and checks for any possible hazards and detects data, name or control dependencies for a pipeline with variable depth. Scheduling Simulator: - Language: - C++.  Designed and implemented a scheduling simulator with the Earliest Deadline First (EDF) scheduling policy in conjunction with the Priority Inheritance Protocol (PIP). Parallel Programming: - Language: - C, C++, Java, CUDA C/C++.  Implemented and executed parallel HPC programs using CUDA C on UNC-C K20 cci-grid08.uncc.edu.  Used C with OpenMp , MPI directives to parallelize the sequential codes for higher order Matrix Multiplication, Dynamic Heat Distribution problem, Monte Carlo Pi calculations which was implemented with the use of patterns like stencil,workpool etc.  Testing the execution time and speedup of above codes on various clusters(Distributed, Shared) RISC Processor with Interrupt handling: - Language: -VHDL.  Designed and simulated various components of a RISC processor like 16-bit ALU, 5 stage pipeline and interrupt handler and integrating the components into a full-fledged RISC processor. Market data parsing system: - Language: - HTML, Embedded C, Python.  Developed an ITCH market data parsing system using RX63N embedded board.  The RX63N embedded board receives the ITCH market data information as a broadcast message (UDP packets) and sends buy/sell requests through TCP/IP packets to the host. Run-To-Completion Scheduler: - Language: -Embedded C  Developed a priority based Run-To-Completion scheduler in C to implement priority based tasks using the Renesas RX63N board.  Tasks involved sensing of parameters like temperature, controller internal reference voltage, switch interrupts, LEDs brightness control potentiometer input, Real Time Clock information and displaying date, time, temperature, reference voltages on LCD.  Additionally, running LED patterns after receiving various keyboard commands as well as sending all the data back to PC for display, serially by UART using Windows HyperTerminal. Time Synchronization using Miza2 Motes: - Language: - nesC.  Deployed time synchronization in a multi-hop sensor network. Development of Miniature Autonomous Vertical Profiler for Oceanographic studies: - Language: - Embedded C++, C#.  Designed a vehicle that traverse along the vertical water column without the aid of a tether or a guiding mechanism. PARTICIPATION-PRESENTATION-PUBLICATION  Presented “RF TRANSMITTER” at an exhibition held at Padre Conceicao College of Engineering, 2010.  Participated in PIC Microcontrollers Workshop organized by SENATE of the ETC Department Padre Conceicao College of Engineering 2011.  Presented a Paper entitled “Development of Miniature Autonomous Vertical Profiler for Limnography and Oceanographic studies” at the VLSI Society of India Goa Chapter, 2012. (Paper published in the proceedings of the conference).