SlideShare a Scribd company logo
BILINGUAL ENGINEER SPECIALISED IN
EMBEDDED SYSTEM
19 years’ experience in the medical, telecommunication and
research industry. Versatile engineer that designed HW/SW
architectures, electronic boards and coded the software for
various embedded systems
Key technical skills
Programming languages and software tools
• C, C++, C#, Visual Basic, Delphi, Java, Python, Perl, Awk , shell script, tcl,
Assembly, VHDL
• MDX, SQL, Json, HTML et XML
• Revision control system : SVN, Clearcase, CVS, RCS.
• Code editor : GVIM, Notepad++.
• Virtual machines, dockers, remote access SW
• GNU tools, Eclipse, CCS, codeWarrior, Visual DSP, Visual Studio, Quartus II, ISE
design suite, MPLAB et MPLABX IDE, Lauterbach tools
Processors and FPGAs
• CPU ARM
• DSP Freescale, Analog Devices et Texas Instruments
• FPGA Altera et Xilinx
• MCU Microchip, Silicon Labs et Texas Instruments
Operating systems
• Linux : Drivers, OS customizations
• Windows, Mac, Unix : Users
Hardware
• Electronic design and routing tools : CADSTAR
• Design of data acquistion systems, analog and digital intrumentation,
automation and control systems.
Languages
 French Native language
 English Fluent
Philippe Bourrez
Nationality   French
Mobile         +33 (0) 650 21 17 40
E-mail   philippebourrez@googlemail.com
Work experience
11/2014
06/2016
(Paris,
France)
Pixium vision Freelance software architect
Project : Vision Restoration System through retinal implants.
A camera sends an image to a pocket PC running linux on an ARM
processor. A DSP processes the images and formats them before sending
laser pulses that stimulate the implants and generate electrical impluses
on the optical nerve.
Tasks :Design, implementation and documentation of a multi task,
multi-processors software architecture.
This architecture controls, transfers and formats camera data. These
data are used by a µMirror array to focus a laser beam onto an implant. It
also guarantees the safety of the implanted patients.
Implementation of system tasks, interfaces and tests using a message
and shared memory IPC.
Linux driver and interfaces for PCIe, DMA, SPI, UART, I2C and SD cards.
Impement the boot loaders for the various HW platform
Web interface written in CGI to control and test the system.
Trained the SW engineers in the team.
Interfaces with the engineers involved in the project (HW, optical, etc.)
Achievement : Created the project’s architecture , implemented a
viable system and delivered it for the first integration milestone.
09/2011
08/2014
(Paris,
France)
HORIBA JOBIN-YVON R&D electronics contractor
Projects : Infra red spectrometre for medical devices.
Automated board for SPR imaging devices: Motor drivers, temperature
control, etc.
Automated board used on several devicesfor multi-instruments
(glowing device and mass spectrometer)
Tasks :Designed the architecture, captured the schematics and routed
the PCBs (Up to 6 layers, mixed signals and Fine Ball Grid Array
technology).
Coded the firmware in VHDL and C for the ARM and FPGA on the
boards.
Created a test bench and coded the softwares in C and Delphi.
Designed life time test scripts.
Interface with suppliers and other engineers involved in the projects.
Took other the DLL interfaces for USB and Ethernet.
Achievement :Designed a better and more versatile electronic than
the competitors in a relatively short amount of time.
Debugged the firmware issues that were stalling the project.
Reverse engineered and debugged old code.
07/2010
04/2011
(Paris,
France)
ELTYS KHI3 Project Manager
Project : Web-based Reporting tool, for analysing SQLs data.
Tasks : Designed, coded, tested and deployed the application.
Architecture of a Graphical user Interface for web pages.
Data mining of SQL cubes via complex MDX requests and conversion of
the data into several formats: HTML tables and Open XML that could be
reloaded and saved on the server or on the user’s computer.
Achievements :Creation of a web application with SQL processing.
07/2009
06/2010
(Paris,
France)
Sequans Communications Freelance integration Engineer
Project : ASIC design for mobile phones using LTE and Wimax
Tasks : Creation of tests harnesses, integration and validation of LTE
and WiMax chips.
Coordinated several teams to solve the bugs (DSP, ASIC, etc. )
Analysed and developed the MATLAB models for the LTE transmission
chain.
Achievements : Interfaced with Motorola to setup the first uplink tests
against an eNodeB
07/2007
05/2009
(Toulouse,
France)
Freescale Ltd Freelance DSP Engineer
Project : Design of HW accelerators for the GSM mobile phones.
Tasks : Design, simulation, integration and tests of new algorithms.
Performance evaluation of a GSM Hardware accelerator for all the traffic
and signalling channels.
Achievements : Redesigned and coded parts of the EDGE equalizer
(channel estimate, and time of advance). This algorithm improved the
performances of all 8PSK sensitivity tests (14.18.1). One test case was
failing with 10.14 % of BER and passed with 6.61 % of BER.
Produced performance evaluation documents that led to the correction
of design flaws. Contributed to the design and coding of an algorithm
that removed spurs generated by the radio.
05/2006
06/2007
(Toulouse,
France)
Motorola Ltd Freelance DSP Engineer
Project : Design of GSM chipsets based on an ARM and several DSPs
Tasks : Design, simulation and tests of new algorithms.
Achievements : Debugged and improved the phasing algorithm. This
new algorithm sped the phone calibration process. Redesigned and
implemented the FCH algorithm that improved the cell detection rate
and speed.
Corrected a fundamental design error in the processing of the link
adaptation that was stopping the GCF tests 14.10.3/4.
05/2005
04/2006
(Melbourn,
England)
TTPCom Ltd DSP Support Engineer
Project : Support GSM protocol stack used by various customers
Tasks : Customer support, design, coding and test of new algorithms.
Test automation.
Achievements : In charge of the AMR codec. Redesigned and
implemented the Carrier to Interference measurements that failed the
conformance tests 14.10.1 and 14.10.2. Decreased the error rate from
12% to 0% for 14.10.1 and 0.05% for 14.10.2.
07/2002
02/2005
(Chichester,
England)
Deltex Medical Ltd DSP Engineer
Project : Fluid management and cardiac output monitoring system
based on the ultrasounds Doppler effect.
Tasks :Designed and implemented a frequency independent TxRx
board for Doppler ultrasound and a DSP card that demodulates and
interprets the received signal.
Implemented several programs in Java, C and Visual Basic to interface a
PC, MAC, Mobile Phone or PDA with the existing equipment.
Achievements :Invented and demonstrated some new demodulation
concepts (e.g. demonstrated that the maximum frequency that could be
extracted from a Doppler signal in pulse mode could be higher than the
Nyquist limit.)
01/2000
07/2002
(Farnborough
, England)
NOKIA Mobile phones DSP Engineer
Project : WCDMA Layer one team for 3G mobile phones
Tasks : In charge of the BCH and ICH (AICH and PICH) decoding task,
SW combiner, TFCI coding/decoding
11/1997
11/1999
(Stevenage,
England)
Marconi Instruments (Aeroflex) DSP Engineer
Project : TETRA mobile test unit and waveform generators
Tasks :Coding and debug in assembly language.
Achievements :Improved the existing algorithms, optimised the
memory speed and accuracy of the code. Corrected a critical bug left by
the previous engineer.
09/1996
11/1997
(Farnborough
, England)
LOMA R&D Engineer
Project : Design and manufacture of metal detection and
checkweighing systems.
Tasks : Design, documentation and coding of new algorithms.
Achievements :Designed an algorithm that improved the sensitivity of
the metal detectors by 170 % and implemented various filters (FIR,IIR) to
analyse the signals.
Education and qualifications
1990-1995
(Noisy le
grand, France)
Ecole supérieure d’ingénieur en Electrotechniques et
électroniques
French engineering degree in Electronics and Communications.
In 1993 I was selected to take part in a tripartite exchange programme
with the University of Karlsruhe in Germany and the University of
Southampton in England.
1994-1995
(Karlsruhe,
Germany)
University of Karlsruhe
Final year project: Creation of a neural net regulator.
Brief course content: Terrestrial and mobile satellite communications,
High definition Television.
1993-1994
(Southampton,
England )
University of Southampton
MSc in Electronics and Communications.
Brief course content: Signal processing, mobile communications,
speech processing, materials and devices, analogue circuit design, digital
circuit design, etc.
1989-1990
(Versailles,
France)
Lycée notre dame de Grand Champs
Baccalaureat C (equivalent to an A-level in Mathematics and Physics)
awarded with distinction.

More Related Content

What's hot

STS Platform
STS PlatformSTS Platform
STS Platform
Hank Lydick
 
John Westmorelands Resume
John Westmorelands ResumeJohn Westmorelands Resume
John Westmorelands Resume
jwestmoreland
 
Resume marky20181025
Resume marky20181025Resume marky20181025
Resume marky20181025
Marky0720 Marky
 
Swapnil_Misal
Swapnil_MisalSwapnil_Misal
Swapnil_Misal
Swapnil Misal
 
Resume_Updated
Resume_UpdatedResume_Updated
Resume_Updated
Ram Kumar
 
Yuvaraj.K Resume
Yuvaraj.K ResumeYuvaraj.K Resume
Yuvaraj.K Resume
yuvaraj k
 
Pragya_Tiwari_Resume
Pragya_Tiwari_ResumePragya_Tiwari_Resume
Pragya_Tiwari_Resume
PRAGYA TIWARI
 
Reconfigurable Platform Composer Tool Project
Reconfigurable Platform Composer Tool ProjectReconfigurable Platform Composer Tool Project
Reconfigurable Platform Composer Tool Project
MDC_UNICA
 
VVDN_Resume_Anand Bhardwaj
VVDN_Resume_Anand BhardwajVVDN_Resume_Anand Bhardwaj
VVDN_Resume_Anand Bhardwaj
Anand Bhardwaj
 
Resume
ResumeResume
Resume
George Bates
 
Pravin netalkar
Pravin netalkarPravin netalkar
Pravin netalkar
Pravin Netalkar
 
ASEE 2012 - Common Multidisciplinary Prototypes of Remote Laboratories in the...
ASEE 2012 - Common Multidisciplinary Prototypes of Remote Laboratories in the...ASEE 2012 - Common Multidisciplinary Prototypes of Remote Laboratories in the...
ASEE 2012 - Common Multidisciplinary Prototypes of Remote Laboratories in the...
Mohamed Tawfik
 
Embedded Software Developer -- 8 months Exp
Embedded Software Developer -- 8 months ExpEmbedded Software Developer -- 8 months Exp
Embedded Software Developer -- 8 months Exp
praveen kumar
 
Electronic Circuit Assessment using Machine Learning (ML)
Electronic Circuit Assessment using Machine Learning (ML)Electronic Circuit Assessment using Machine Learning (ML)
Electronic Circuit Assessment using Machine Learning (ML)
vivatechijri
 
RESUME__SUMER SAILI
RESUME__SUMER SAILIRESUME__SUMER SAILI
RESUME__SUMER SAILI
Sumer Saili
 
Ahmed Hassan CV_amin4
Ahmed Hassan CV_amin4Ahmed Hassan CV_amin4
Ahmed Hassan CV_amin4
Ahmed Hassan Moustafa
 
Resume_PraveenKumar
Resume_PraveenKumarResume_PraveenKumar
Resume_PraveenKumar
Praveen Kumar
 
Resume_01
Resume_01Resume_01
PrakashSahoo
PrakashSahooPrakashSahoo
PrakashSahoo
Prakash Sahoo
 
Michael Vogwell
Michael VogwellMichael Vogwell
Michael Vogwell
Michael Vogwell
 

What's hot (20)

STS Platform
STS PlatformSTS Platform
STS Platform
 
John Westmorelands Resume
John Westmorelands ResumeJohn Westmorelands Resume
John Westmorelands Resume
 
Resume marky20181025
Resume marky20181025Resume marky20181025
Resume marky20181025
 
Swapnil_Misal
Swapnil_MisalSwapnil_Misal
Swapnil_Misal
 
Resume_Updated
Resume_UpdatedResume_Updated
Resume_Updated
 
Yuvaraj.K Resume
Yuvaraj.K ResumeYuvaraj.K Resume
Yuvaraj.K Resume
 
Pragya_Tiwari_Resume
Pragya_Tiwari_ResumePragya_Tiwari_Resume
Pragya_Tiwari_Resume
 
Reconfigurable Platform Composer Tool Project
Reconfigurable Platform Composer Tool ProjectReconfigurable Platform Composer Tool Project
Reconfigurable Platform Composer Tool Project
 
VVDN_Resume_Anand Bhardwaj
VVDN_Resume_Anand BhardwajVVDN_Resume_Anand Bhardwaj
VVDN_Resume_Anand Bhardwaj
 
Resume
ResumeResume
Resume
 
Pravin netalkar
Pravin netalkarPravin netalkar
Pravin netalkar
 
ASEE 2012 - Common Multidisciplinary Prototypes of Remote Laboratories in the...
ASEE 2012 - Common Multidisciplinary Prototypes of Remote Laboratories in the...ASEE 2012 - Common Multidisciplinary Prototypes of Remote Laboratories in the...
ASEE 2012 - Common Multidisciplinary Prototypes of Remote Laboratories in the...
 
Embedded Software Developer -- 8 months Exp
Embedded Software Developer -- 8 months ExpEmbedded Software Developer -- 8 months Exp
Embedded Software Developer -- 8 months Exp
 
Electronic Circuit Assessment using Machine Learning (ML)
Electronic Circuit Assessment using Machine Learning (ML)Electronic Circuit Assessment using Machine Learning (ML)
Electronic Circuit Assessment using Machine Learning (ML)
 
RESUME__SUMER SAILI
RESUME__SUMER SAILIRESUME__SUMER SAILI
RESUME__SUMER SAILI
 
Ahmed Hassan CV_amin4
Ahmed Hassan CV_amin4Ahmed Hassan CV_amin4
Ahmed Hassan CV_amin4
 
Resume_PraveenKumar
Resume_PraveenKumarResume_PraveenKumar
Resume_PraveenKumar
 
Resume_01
Resume_01Resume_01
Resume_01
 
PrakashSahoo
PrakashSahooPrakashSahoo
PrakashSahoo
 
Michael Vogwell
Michael VogwellMichael Vogwell
Michael Vogwell
 

Viewers also liked

Familias lógicas
Familias lógicasFamilias lógicas
Familias lógicas
Jeannettefi
 
Ejercicios 2 electronica digital
Ejercicios 2 electronica digitalEjercicios 2 electronica digital
Ejercicios 2 electronica digital
Jeannettefi
 
Regulatory Hearings in Scotland Assistance 2016
Regulatory Hearings in Scotland Assistance 2016Regulatory Hearings in Scotland Assistance 2016
Regulatory Hearings in Scotland Assistance 2016
Rory McPherson
 
Synergita, an HR friendly Performance Management Software
Synergita, an HR friendly Performance Management SoftwareSynergita, an HR friendly Performance Management Software
Synergita, an HR friendly Performance Management Software
Uma Rajavellaiah
 
CV 21jun2016 - rev 3
CV 21jun2016 - rev 3CV 21jun2016 - rev 3
CV 21jun2016 - rev 3
Le Xuan Son
 
Jitendra Resume 5.6 Yrs of Experience in Testing_Banking Domain
Jitendra Resume  5.6 Yrs of Experience in Testing_Banking DomainJitendra Resume  5.6 Yrs of Experience in Testing_Banking Domain
Jitendra Resume 5.6 Yrs of Experience in Testing_Banking Domain
jitendra dindupati
 
Snapdeal_Presentaion_Final
Snapdeal_Presentaion_FinalSnapdeal_Presentaion_Final
Snapdeal_Presentaion_Final
Uma Rajavellaiah
 

Viewers also liked (7)

Familias lógicas
Familias lógicasFamilias lógicas
Familias lógicas
 
Ejercicios 2 electronica digital
Ejercicios 2 electronica digitalEjercicios 2 electronica digital
Ejercicios 2 electronica digital
 
Regulatory Hearings in Scotland Assistance 2016
Regulatory Hearings in Scotland Assistance 2016Regulatory Hearings in Scotland Assistance 2016
Regulatory Hearings in Scotland Assistance 2016
 
Synergita, an HR friendly Performance Management Software
Synergita, an HR friendly Performance Management SoftwareSynergita, an HR friendly Performance Management Software
Synergita, an HR friendly Performance Management Software
 
CV 21jun2016 - rev 3
CV 21jun2016 - rev 3CV 21jun2016 - rev 3
CV 21jun2016 - rev 3
 
Jitendra Resume 5.6 Yrs of Experience in Testing_Banking Domain
Jitendra Resume  5.6 Yrs of Experience in Testing_Banking DomainJitendra Resume  5.6 Yrs of Experience in Testing_Banking Domain
Jitendra Resume 5.6 Yrs of Experience in Testing_Banking Domain
 
Snapdeal_Presentaion_Final
Snapdeal_Presentaion_FinalSnapdeal_Presentaion_Final
Snapdeal_Presentaion_Final
 

Similar to BourrezCVEnglish

Ankit sarin
Ankit sarinAnkit sarin
Ankit sarin
sarinsahab
 
Portfolio of Projects
Portfolio of ProjectsPortfolio of Projects
Portfolio of Projects
Daniele Pinto
 
CV Jens Grunert
CV Jens GrunertCV Jens Grunert
CV Jens Grunert
Jens Grunert
 
VenutoResume
VenutoResumeVenutoResume
VenutoResume
Tony Venuto
 
Sudha Madhuri Yagnamurthy Resume 2 (5)
Sudha Madhuri Yagnamurthy Resume 2 (5)Sudha Madhuri Yagnamurthy Resume 2 (5)
Sudha Madhuri Yagnamurthy Resume 2 (5)
Sudha Madhuri Yagnamurthy
 
Eric Theis resume61.1
Eric Theis resume61.1Eric Theis resume61.1
Eric Theis resume61.1
Eric Theis
 
OliverStoneSWResume2015-05
OliverStoneSWResume2015-05OliverStoneSWResume2015-05
OliverStoneSWResume2015-05
Oliver Stone
 
David Robinson's On Line CV
David Robinson's On Line CVDavid Robinson's On Line CV
David Robinson's On Line CV
davered
 
Abhishek_cv
Abhishek_cvAbhishek_cv
Abhishek_cv
Abhishek BS
 
HARISH_Resume_Embedded_SW
HARISH_Resume_Embedded_SWHARISH_Resume_Embedded_SW
HARISH_Resume_Embedded_SW
Harish Kumar S
 
Chirko, Kenneth Resume - long
Chirko, Kenneth Resume - longChirko, Kenneth Resume - long
Chirko, Kenneth Resume - long
Kenneth Chirko
 
Kunal_Sonone_Resume
Kunal_Sonone_ResumeKunal_Sonone_Resume
Kunal_Sonone_Resume
kdsonone
 
MarcoMorenoResume
MarcoMorenoResumeMarcoMorenoResume
MarcoMorenoResume
Marco Moreno
 
GeneCernilliResume
GeneCernilliResumeGeneCernilliResume
GeneCernilliResume
Gene Cernilli
 
Stef_AmoaCV
Stef_AmoaCVStef_AmoaCV
Stef_AmoaCV
Stephane Amoa
 
CV_Arshad_21June16
CV_Arshad_21June16CV_Arshad_21June16
CV_Arshad_21June16
Arshad Mohammad
 
Resume
ResumeResume
Resume
Syed Ali
 
DavidShaffer-ResumeNew
DavidShaffer-ResumeNewDavidShaffer-ResumeNew
DavidShaffer-ResumeNew
David Shaffer
 
Budimir_Jelovica_developer6_CV
Budimir_Jelovica_developer6_CVBudimir_Jelovica_developer6_CV
Budimir_Jelovica_developer6_CV
Budimir Jelovica
 
resume2
resume2resume2

Similar to BourrezCVEnglish (20)

Ankit sarin
Ankit sarinAnkit sarin
Ankit sarin
 
Portfolio of Projects
Portfolio of ProjectsPortfolio of Projects
Portfolio of Projects
 
CV Jens Grunert
CV Jens GrunertCV Jens Grunert
CV Jens Grunert
 
VenutoResume
VenutoResumeVenutoResume
VenutoResume
 
Sudha Madhuri Yagnamurthy Resume 2 (5)
Sudha Madhuri Yagnamurthy Resume 2 (5)Sudha Madhuri Yagnamurthy Resume 2 (5)
Sudha Madhuri Yagnamurthy Resume 2 (5)
 
Eric Theis resume61.1
Eric Theis resume61.1Eric Theis resume61.1
Eric Theis resume61.1
 
OliverStoneSWResume2015-05
OliverStoneSWResume2015-05OliverStoneSWResume2015-05
OliverStoneSWResume2015-05
 
David Robinson's On Line CV
David Robinson's On Line CVDavid Robinson's On Line CV
David Robinson's On Line CV
 
Abhishek_cv
Abhishek_cvAbhishek_cv
Abhishek_cv
 
HARISH_Resume_Embedded_SW
HARISH_Resume_Embedded_SWHARISH_Resume_Embedded_SW
HARISH_Resume_Embedded_SW
 
Chirko, Kenneth Resume - long
Chirko, Kenneth Resume - longChirko, Kenneth Resume - long
Chirko, Kenneth Resume - long
 
Kunal_Sonone_Resume
Kunal_Sonone_ResumeKunal_Sonone_Resume
Kunal_Sonone_Resume
 
MarcoMorenoResume
MarcoMorenoResumeMarcoMorenoResume
MarcoMorenoResume
 
GeneCernilliResume
GeneCernilliResumeGeneCernilliResume
GeneCernilliResume
 
Stef_AmoaCV
Stef_AmoaCVStef_AmoaCV
Stef_AmoaCV
 
CV_Arshad_21June16
CV_Arshad_21June16CV_Arshad_21June16
CV_Arshad_21June16
 
Resume
ResumeResume
Resume
 
DavidShaffer-ResumeNew
DavidShaffer-ResumeNewDavidShaffer-ResumeNew
DavidShaffer-ResumeNew
 
Budimir_Jelovica_developer6_CV
Budimir_Jelovica_developer6_CVBudimir_Jelovica_developer6_CV
Budimir_Jelovica_developer6_CV
 
resume2
resume2resume2
resume2
 

BourrezCVEnglish

  • 1. BILINGUAL ENGINEER SPECIALISED IN EMBEDDED SYSTEM 19 years’ experience in the medical, telecommunication and research industry. Versatile engineer that designed HW/SW architectures, electronic boards and coded the software for various embedded systems Key technical skills Programming languages and software tools • C, C++, C#, Visual Basic, Delphi, Java, Python, Perl, Awk , shell script, tcl, Assembly, VHDL • MDX, SQL, Json, HTML et XML • Revision control system : SVN, Clearcase, CVS, RCS. • Code editor : GVIM, Notepad++. • Virtual machines, dockers, remote access SW • GNU tools, Eclipse, CCS, codeWarrior, Visual DSP, Visual Studio, Quartus II, ISE design suite, MPLAB et MPLABX IDE, Lauterbach tools Processors and FPGAs • CPU ARM • DSP Freescale, Analog Devices et Texas Instruments • FPGA Altera et Xilinx • MCU Microchip, Silicon Labs et Texas Instruments Operating systems • Linux : Drivers, OS customizations • Windows, Mac, Unix : Users Hardware • Electronic design and routing tools : CADSTAR • Design of data acquistion systems, analog and digital intrumentation, automation and control systems. Languages  French Native language  English Fluent Philippe Bourrez Nationality   French Mobile         +33 (0) 650 21 17 40 E-mail   philippebourrez@googlemail.com
  • 2. Work experience 11/2014 06/2016 (Paris, France) Pixium vision Freelance software architect Project : Vision Restoration System through retinal implants. A camera sends an image to a pocket PC running linux on an ARM processor. A DSP processes the images and formats them before sending laser pulses that stimulate the implants and generate electrical impluses on the optical nerve. Tasks :Design, implementation and documentation of a multi task, multi-processors software architecture. This architecture controls, transfers and formats camera data. These data are used by a µMirror array to focus a laser beam onto an implant. It also guarantees the safety of the implanted patients. Implementation of system tasks, interfaces and tests using a message and shared memory IPC. Linux driver and interfaces for PCIe, DMA, SPI, UART, I2C and SD cards. Impement the boot loaders for the various HW platform Web interface written in CGI to control and test the system. Trained the SW engineers in the team. Interfaces with the engineers involved in the project (HW, optical, etc.) Achievement : Created the project’s architecture , implemented a viable system and delivered it for the first integration milestone. 09/2011 08/2014 (Paris, France) HORIBA JOBIN-YVON R&D electronics contractor Projects : Infra red spectrometre for medical devices. Automated board for SPR imaging devices: Motor drivers, temperature control, etc. Automated board used on several devicesfor multi-instruments (glowing device and mass spectrometer) Tasks :Designed the architecture, captured the schematics and routed the PCBs (Up to 6 layers, mixed signals and Fine Ball Grid Array technology). Coded the firmware in VHDL and C for the ARM and FPGA on the boards. Created a test bench and coded the softwares in C and Delphi. Designed life time test scripts. Interface with suppliers and other engineers involved in the projects. Took other the DLL interfaces for USB and Ethernet. Achievement :Designed a better and more versatile electronic than the competitors in a relatively short amount of time. Debugged the firmware issues that were stalling the project. Reverse engineered and debugged old code. 07/2010 04/2011 (Paris, France) ELTYS KHI3 Project Manager Project : Web-based Reporting tool, for analysing SQLs data. Tasks : Designed, coded, tested and deployed the application. Architecture of a Graphical user Interface for web pages. Data mining of SQL cubes via complex MDX requests and conversion of the data into several formats: HTML tables and Open XML that could be reloaded and saved on the server or on the user’s computer. Achievements :Creation of a web application with SQL processing.
  • 3. 07/2009 06/2010 (Paris, France) Sequans Communications Freelance integration Engineer Project : ASIC design for mobile phones using LTE and Wimax Tasks : Creation of tests harnesses, integration and validation of LTE and WiMax chips. Coordinated several teams to solve the bugs (DSP, ASIC, etc. ) Analysed and developed the MATLAB models for the LTE transmission chain. Achievements : Interfaced with Motorola to setup the first uplink tests against an eNodeB 07/2007 05/2009 (Toulouse, France) Freescale Ltd Freelance DSP Engineer Project : Design of HW accelerators for the GSM mobile phones. Tasks : Design, simulation, integration and tests of new algorithms. Performance evaluation of a GSM Hardware accelerator for all the traffic and signalling channels. Achievements : Redesigned and coded parts of the EDGE equalizer (channel estimate, and time of advance). This algorithm improved the performances of all 8PSK sensitivity tests (14.18.1). One test case was failing with 10.14 % of BER and passed with 6.61 % of BER. Produced performance evaluation documents that led to the correction of design flaws. Contributed to the design and coding of an algorithm that removed spurs generated by the radio. 05/2006 06/2007 (Toulouse, France) Motorola Ltd Freelance DSP Engineer Project : Design of GSM chipsets based on an ARM and several DSPs Tasks : Design, simulation and tests of new algorithms. Achievements : Debugged and improved the phasing algorithm. This new algorithm sped the phone calibration process. Redesigned and implemented the FCH algorithm that improved the cell detection rate and speed. Corrected a fundamental design error in the processing of the link adaptation that was stopping the GCF tests 14.10.3/4. 05/2005 04/2006 (Melbourn, England) TTPCom Ltd DSP Support Engineer Project : Support GSM protocol stack used by various customers Tasks : Customer support, design, coding and test of new algorithms. Test automation. Achievements : In charge of the AMR codec. Redesigned and implemented the Carrier to Interference measurements that failed the conformance tests 14.10.1 and 14.10.2. Decreased the error rate from 12% to 0% for 14.10.1 and 0.05% for 14.10.2. 07/2002 02/2005 (Chichester, England) Deltex Medical Ltd DSP Engineer Project : Fluid management and cardiac output monitoring system based on the ultrasounds Doppler effect. Tasks :Designed and implemented a frequency independent TxRx board for Doppler ultrasound and a DSP card that demodulates and interprets the received signal. Implemented several programs in Java, C and Visual Basic to interface a PC, MAC, Mobile Phone or PDA with the existing equipment. Achievements :Invented and demonstrated some new demodulation concepts (e.g. demonstrated that the maximum frequency that could be
  • 4. extracted from a Doppler signal in pulse mode could be higher than the Nyquist limit.) 01/2000 07/2002 (Farnborough , England) NOKIA Mobile phones DSP Engineer Project : WCDMA Layer one team for 3G mobile phones Tasks : In charge of the BCH and ICH (AICH and PICH) decoding task, SW combiner, TFCI coding/decoding 11/1997 11/1999 (Stevenage, England) Marconi Instruments (Aeroflex) DSP Engineer Project : TETRA mobile test unit and waveform generators Tasks :Coding and debug in assembly language. Achievements :Improved the existing algorithms, optimised the memory speed and accuracy of the code. Corrected a critical bug left by the previous engineer. 09/1996 11/1997 (Farnborough , England) LOMA R&D Engineer Project : Design and manufacture of metal detection and checkweighing systems. Tasks : Design, documentation and coding of new algorithms. Achievements :Designed an algorithm that improved the sensitivity of the metal detectors by 170 % and implemented various filters (FIR,IIR) to analyse the signals. Education and qualifications 1990-1995 (Noisy le grand, France) Ecole supérieure d’ingénieur en Electrotechniques et électroniques French engineering degree in Electronics and Communications. In 1993 I was selected to take part in a tripartite exchange programme with the University of Karlsruhe in Germany and the University of Southampton in England. 1994-1995 (Karlsruhe, Germany) University of Karlsruhe Final year project: Creation of a neural net regulator. Brief course content: Terrestrial and mobile satellite communications, High definition Television. 1993-1994 (Southampton, England ) University of Southampton MSc in Electronics and Communications. Brief course content: Signal processing, mobile communications, speech processing, materials and devices, analogue circuit design, digital circuit design, etc. 1989-1990 (Versailles, France) Lycée notre dame de Grand Champs Baccalaureat C (equivalent to an A-level in Mathematics and Physics) awarded with distinction.