This document discusses the implementation and testing of a power-line communication system for connecting digital appliances to a home network. The system uses ultra-low-cost power-line communication (ULP) over the power cord between appliances and outlets. A communication node called a "smart adapter" located at the outlet bridges ULP to home networking protocols. The document describes the network structure, ULP physical layer details, and a microcontroller peripheral implementation of ULP functions to minimize appliance costs and software impacts. Testing of a prototype peripheral showed reliable communication below a bit error rate of 10-6.
Connecting electrical appliances to a Home Network using low-cost Power-Line ...Valerio Aisa
This paper discusses a novel “proxy” approach, aimed at connecting digital appliances to a home network and based on ultra low cost, narrow band power-line transmission (ULP). Bidirectional point-to-point communication is carried out on power-supply wire between the appliance itself and the outlet.
Here a dedicated device embeds both network management functions and ULP communication, acting as a proxy between the appliance and the home network. Through this approach, white goods and any other electrical household appliance can be connected to the home network at extremely low communication cost and without issues related to standard protocol selection. In this summary, after a brief introduction, the network structure is presented. Next, physical layer of ULP protocol is discussed and a prototypal HW implementation is presented. Finally, experimental ULP performances are discussed and conclusions are drawn. (Presented at ISPLC 2005)
Energy Efficient RF Remote Control for Dimming the Household ApplaincesRadita Apriana
During recent years there is a strong trend towards radio frequency (RF) remote controls as it is
delivering even more comfort to the users and increased usability with high robustness of the RF links.
Lower power consumption with new features and security make RF remote control systems more
competitive with widely used IR remote control systems. In this paper we propose, a RF module based
real time system, which is an integrated system designed to control the dimming or speed of the
appliances. Zigbee module is used as RF module to establish wireless link between Remote and appliance
section having 9600kbs baud rate and range of 100m. Dimming control circuits is part of appliances
section which is used to control the appliances corresponding to signals generated by the remote section.
This system provides energy efficient solution for household uses.
Power-Grid Load Balancing by Using Smart Home AppliancesValerio Aisa
Climate change is one of the greatest environmental, social and economic threats facing the planet, and can be mitigated by increasing the efficiency of the electric power generation and distribution system. Dynamic demand control is a low-cost technology that fosters better load balancing of the electricity grid, and thus enable savings on CO2 emissions at power plants. This paper discusses a practical and inexpensive solution for the implementation of dynamic demand control, based on a dedicated peripheral for a general-purpose microcontroller. Pre-production test of the peripheral has been carried out by emulating the actual microprocessor. Simulations have been carried out, to investigate actual efficacy of the proposed approach.
Connecting electrical appliances to a Home Network using low-cost Power-Line ...Valerio Aisa
This paper discusses a novel “proxy” approach, aimed at connecting digital appliances to a home network and based on ultra low cost, narrow band power-line transmission (ULP). Bidirectional point-to-point communication is carried out on power-supply wire between the appliance itself and the outlet.
Here a dedicated device embeds both network management functions and ULP communication, acting as a proxy between the appliance and the home network. Through this approach, white goods and any other electrical household appliance can be connected to the home network at extremely low communication cost and without issues related to standard protocol selection. In this summary, after a brief introduction, the network structure is presented. Next, physical layer of ULP protocol is discussed and a prototypal HW implementation is presented. Finally, experimental ULP performances are discussed and conclusions are drawn. (Presented at ISPLC 2005)
Energy Efficient RF Remote Control for Dimming the Household ApplaincesRadita Apriana
During recent years there is a strong trend towards radio frequency (RF) remote controls as it is
delivering even more comfort to the users and increased usability with high robustness of the RF links.
Lower power consumption with new features and security make RF remote control systems more
competitive with widely used IR remote control systems. In this paper we propose, a RF module based
real time system, which is an integrated system designed to control the dimming or speed of the
appliances. Zigbee module is used as RF module to establish wireless link between Remote and appliance
section having 9600kbs baud rate and range of 100m. Dimming control circuits is part of appliances
section which is used to control the appliances corresponding to signals generated by the remote section.
This system provides energy efficient solution for household uses.
Power-Grid Load Balancing by Using Smart Home AppliancesValerio Aisa
Climate change is one of the greatest environmental, social and economic threats facing the planet, and can be mitigated by increasing the efficiency of the electric power generation and distribution system. Dynamic demand control is a low-cost technology that fosters better load balancing of the electricity grid, and thus enable savings on CO2 emissions at power plants. This paper discusses a practical and inexpensive solution for the implementation of dynamic demand control, based on a dedicated peripheral for a general-purpose microcontroller. Pre-production test of the peripheral has been carried out by emulating the actual microprocessor. Simulations have been carried out, to investigate actual efficacy of the proposed approach.
KYL-300M, the high speed data radio is designed to be low cost and high performance radio modem. The new design makes the modem more flexible for different application in various configurations. Basically, this type of modem is SMART enough to be customized to best meet end user’s requirements. Users don’t have to pay the features that never be used in their projects. The following lists its general functionalities of this series.
Specifications of KYL-300M
* Power output: DC 5V (customize);
* RF power: 2W(customize);
* RF Effective Rate: 1200/2400/4800/9600/19200bps
* Interface baud rate: 1200/2400/4800/9600/19200bps optional
* Frequency Band: 433MHz,450MHz,470MHz or ISM others
* Interface: standard RS-232/RS-485 or USB and TTL
* Communication Mode: Half-duplex
* Offering a transparent data interface, it is suitable for any standard or non-standard user protocols
* Channel: 8(Default),16/32(customized)
* Receive current: <30ma><1><20uA;
* RF Line-of-sight Range: 5km(BER=10-3(at)9600bps); 7km(BER=10-3(at)1200bps)
* Size: 80mm*45mm*19mm (without antenna port).
Wr@p the last meter technology for energy aware networked smart appliancesValerio Aisa
This paper presents a detailed analysis of Wr@p technology (Web Ready Appliances Protocol, also known as Power Modulation), an ultra-low-cost powerline communication solution devoted to the electrical appliance market. Wr@p technology is aimed at adding communication capability to a household appliance without affecting its industrial cost, thus speeding up the diffusion of “smart” appliances interacting with the power distribution grid and contributing to the smart grid paradigm.
A Wr@p transceiver establishes a narrow-band powerline communication exploiting the “last meter”, i.e. the power supply cord between the appliance and the outlet, where a proxy device, the smart adapter (SA), flexibly deals with standard home networking solutions. At the appliance side, such an approach allows for (i) connectivity at negligible cost and, (ii) keeps hardware and software virtually independent from the actual home networking protocol (since different configurations of the smart adapter take care of it). In this work, after recalling the basics of Wr@p point-to-point communication, an extension to the multipoint-to-point scenario is introduced. Design of silicon implementations integrated into commercial microcontroller architectures are presented and the results of extensive test of fabricated devices under actual operating conditions are detailed. Moreover, we present a complete Wr@p development solution, featuring wireless networks integration.
An Ultra-Low Cost Solution based on Power-Line CommunicationValerio Aisa
This paper discusses a novel communication system, devoted to networking of electrical appliances. The proposed solution relies on a “proxy” approach: bidirectional point-to point communication (called ULP: Ultra-Low cost Power-line) is established on the power-supply wire, between the appliance and the outlet. Here a transceiver embeds both network management functions and ULP communication, acting as a proxy between the appliance and the home network. The proposed approach provides several advantages: i) communication costs at the appliance side are kept at a minimum and, ii) appliance hardware and software are virtually independent from the actual networking protocol, managed by the external proxy device. In order to make the application of ULP communication straightforward, transceiver physical layer have been implemented in a dedicated peripheral for a general-purpose microcontroller. Test of the peripheral has been carried out by exploiting a development tool based on a μC-FPGA mixed architecture, where programmable device is directly connected to the microprocessor bus. This solution closely emulates the perspective microcontroller architecture, and allows for extensive testing of the device under realistic operating conditions. ULP communication has been fully characterized, attaining a BER figure well below 10−6.
KYL-300M, the high speed data radio is designed to be low cost and high performance radio modem. The new design makes the modem more flexible for different application in various configurations. Basically, this type of modem is SMART enough to be customized to best meet end user’s requirements. Users don’t have to pay the features that never be used in their projects. The following lists its general functionalities of this series.
Specifications of KYL-300M
* Power output: DC 5V (customize);
* RF power: 2W(customize);
* RF Effective Rate: 1200/2400/4800/9600/19200bps
* Interface baud rate: 1200/2400/4800/9600/19200bps optional
* Frequency Band: 433MHz,450MHz,470MHz or ISM others
* Interface: standard RS-232/RS-485 or USB and TTL
* Communication Mode: Half-duplex
* Offering a transparent data interface, it is suitable for any standard or non-standard user protocols
* Channel: 8(Default),16/32(customized)
* Receive current: <30ma><1><20uA;
* RF Line-of-sight Range: 5km(BER=10-3(at)9600bps); 7km(BER=10-3(at)1200bps)
* Size: 80mm*45mm*19mm (without antenna port).
Wr@p the last meter technology for energy aware networked smart appliancesValerio Aisa
This paper presents a detailed analysis of Wr@p technology (Web Ready Appliances Protocol, also known as Power Modulation), an ultra-low-cost powerline communication solution devoted to the electrical appliance market. Wr@p technology is aimed at adding communication capability to a household appliance without affecting its industrial cost, thus speeding up the diffusion of “smart” appliances interacting with the power distribution grid and contributing to the smart grid paradigm.
A Wr@p transceiver establishes a narrow-band powerline communication exploiting the “last meter”, i.e. the power supply cord between the appliance and the outlet, where a proxy device, the smart adapter (SA), flexibly deals with standard home networking solutions. At the appliance side, such an approach allows for (i) connectivity at negligible cost and, (ii) keeps hardware and software virtually independent from the actual home networking protocol (since different configurations of the smart adapter take care of it). In this work, after recalling the basics of Wr@p point-to-point communication, an extension to the multipoint-to-point scenario is introduced. Design of silicon implementations integrated into commercial microcontroller architectures are presented and the results of extensive test of fabricated devices under actual operating conditions are detailed. Moreover, we present a complete Wr@p development solution, featuring wireless networks integration.
An Ultra-Low Cost Solution based on Power-Line CommunicationValerio Aisa
This paper discusses a novel communication system, devoted to networking of electrical appliances. The proposed solution relies on a “proxy” approach: bidirectional point-to point communication (called ULP: Ultra-Low cost Power-line) is established on the power-supply wire, between the appliance and the outlet. Here a transceiver embeds both network management functions and ULP communication, acting as a proxy between the appliance and the home network. The proposed approach provides several advantages: i) communication costs at the appliance side are kept at a minimum and, ii) appliance hardware and software are virtually independent from the actual networking protocol, managed by the external proxy device. In order to make the application of ULP communication straightforward, transceiver physical layer have been implemented in a dedicated peripheral for a general-purpose microcontroller. Test of the peripheral has been carried out by exploiting a development tool based on a μC-FPGA mixed architecture, where programmable device is directly connected to the microprocessor bus. This solution closely emulates the perspective microcontroller architecture, and allows for extensive testing of the device under realistic operating conditions. ULP communication has been fully characterized, attaining a BER figure well below 10−6.
International Journal of Computational Engineering Research(IJCER)ijceronline
International Journal of Computational Engineering Research(IJCER) is an intentional online Journal in English monthly publishing journal. This Journal publish original research work that contributes significantly to further the scientific knowledge in engineering and Technology
This project is used to control electrical appliances or loads through a personal computer (PC) like theatre lighting can be centrally controlled from a PC.
Design of wireless sensor network for building management systemsTSriyaSharma
The primary objective of such this project is to achieve an optimal level of control of occupant comfort while minimizing energy use. Monitoring temperature, pressure, humidity occupancy, and flow rates are key functions of modern building control systems.
Smart Communication System (SCS) defines the operation philosophy for the interface of new
generation power line carrier equipment PLC [1] with legacy fiber optic and radio communication
systems converging all them in a homogeneous communication network allowing packet switching
over the mesh grid using all existing point to point links even if they are TDM nature.
ABB Corporate Research: Overview of Wired Industrial Ethernet Switching Solut...Ken Ott
Presented at ICN 2014 : The Thirteenth International Conference on Networks, 2014-6-20. Authors: Gyorgy Kalman, Dalimir Orfanus, Rahil Hussain; ABB Corporate Research.
Abstract—Industrial Ethernet is the preferred network technology in industrial green field deployments. Active devices interconnecting the nodes are switches. In an industrial deployment, nodes are typically located on the same Layer 2 network. Routers or firewalls are almost exclusively used at the network edges. The current trend on engineering of industrial devices is to include an embedded Ethernet switch, instead of using discrete units. This paper is giving an overview on switch implementation possibilities, with respect to performance, features, logical architecture and flexibility.
DevOps and Testing slides at DASA ConnectKari Kakkonen
My and Rik Marselis slides at 30.5.2024 DASA Connect conference. We discuss about what is testing, then what is agile testing and finally what is Testing in DevOps. Finally we had lovely workshop with the participants trying to find out different ways to think about quality and testing in different parts of the DevOps infinity loop.
Removing Uninteresting Bytes in Software FuzzingAftab Hussain
Imagine a world where software fuzzing, the process of mutating bytes in test seeds to uncover hidden and erroneous program behaviors, becomes faster and more effective. A lot depends on the initial seeds, which can significantly dictate the trajectory of a fuzzing campaign, particularly in terms of how long it takes to uncover interesting behaviour in your code. We introduce DIAR, a technique designed to speedup fuzzing campaigns by pinpointing and eliminating those uninteresting bytes in the seeds. Picture this: instead of wasting valuable resources on meaningless mutations in large, bloated seeds, DIAR removes the unnecessary bytes, streamlining the entire process.
In this work, we equipped AFL, a popular fuzzer, with DIAR and examined two critical Linux libraries -- Libxml's xmllint, a tool for parsing xml documents, and Binutil's readelf, an essential debugging and security analysis command-line tool used to display detailed information about ELF (Executable and Linkable Format). Our preliminary results show that AFL+DIAR does not only discover new paths more quickly but also achieves higher coverage overall. This work thus showcases how starting with lean and optimized seeds can lead to faster, more comprehensive fuzzing campaigns -- and DIAR helps you find such seeds.
- These are slides of the talk given at IEEE International Conference on Software Testing Verification and Validation Workshop, ICSTW 2022.
How to Get CNIC Information System with Paksim Ga.pptxdanishmna97
Pakdata Cf is a groundbreaking system designed to streamline and facilitate access to CNIC information. This innovative platform leverages advanced technology to provide users with efficient and secure access to their CNIC details.
Sudheer Mechineni, Head of Application Frameworks, Standard Chartered Bank
Discover how Standard Chartered Bank harnessed the power of Neo4j to transform complex data access challenges into a dynamic, scalable graph database solution. This keynote will cover their journey from initial adoption to deploying a fully automated, enterprise-grade causal cluster, highlighting key strategies for modelling organisational changes and ensuring robust disaster recovery. Learn how these innovations have not only enhanced Standard Chartered Bank’s data infrastructure but also positioned them as pioneers in the banking sector’s adoption of graph technology.
Full-RAG: A modern architecture for hyper-personalizationZilliz
Mike Del Balso, CEO & Co-Founder at Tecton, presents "Full RAG," a novel approach to AI recommendation systems, aiming to push beyond the limitations of traditional models through a deep integration of contextual insights and real-time data, leveraging the Retrieval-Augmented Generation architecture. This talk will outline Full RAG's potential to significantly enhance personalization, address engineering challenges such as data management and model training, and introduce data enrichment with reranking as a key solution. Attendees will gain crucial insights into the importance of hyperpersonalization in AI, the capabilities of Full RAG for advanced personalization, and strategies for managing complex data integrations for deploying cutting-edge AI solutions.
Communications Mining Series - Zero to Hero - Session 1DianaGray10
This session provides introduction to UiPath Communication Mining, importance and platform overview. You will acquire a good understand of the phases in Communication Mining as we go over the platform with you. Topics covered:
• Communication Mining Overview
• Why is it important?
• How can it help today’s business and the benefits
• Phases in Communication Mining
• Demo on Platform overview
• Q/A
zkStudyClub - Reef: Fast Succinct Non-Interactive Zero-Knowledge Regex ProofsAlex Pruden
This paper presents Reef, a system for generating publicly verifiable succinct non-interactive zero-knowledge proofs that a committed document matches or does not match a regular expression. We describe applications such as proving the strength of passwords, the provenance of email despite redactions, the validity of oblivious DNS queries, and the existence of mutations in DNA. Reef supports the Perl Compatible Regular Expression syntax, including wildcards, alternation, ranges, capture groups, Kleene star, negations, and lookarounds. Reef introduces a new type of automata, Skipping Alternating Finite Automata (SAFA), that skips irrelevant parts of a document when producing proofs without undermining soundness, and instantiates SAFA with a lookup argument. Our experimental evaluation confirms that Reef can generate proofs for documents with 32M characters; the proofs are small and cheap to verify (under a second).
Paper: https://eprint.iacr.org/2023/1886
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!SOFTTECHHUB
As the digital landscape continually evolves, operating systems play a critical role in shaping user experiences and productivity. The launch of Nitrux Linux 3.5.0 marks a significant milestone, offering a robust alternative to traditional systems such as Windows 11. This article delves into the essence of Nitrux Linux 3.5.0, exploring its unique features, advantages, and how it stands as a compelling choice for both casual users and tech enthusiasts.
In the rapidly evolving landscape of technologies, XML continues to play a vital role in structuring, storing, and transporting data across diverse systems. The recent advancements in artificial intelligence (AI) present new methodologies for enhancing XML development workflows, introducing efficiency, automation, and intelligent capabilities. This presentation will outline the scope and perspective of utilizing AI in XML development. The potential benefits and the possible pitfalls will be highlighted, providing a balanced view of the subject.
We will explore the capabilities of AI in understanding XML markup languages and autonomously creating structured XML content. Additionally, we will examine the capacity of AI to enrich plain text with appropriate XML markup. Practical examples and methodological guidelines will be provided to elucidate how AI can be effectively prompted to interpret and generate accurate XML markup.
Further emphasis will be placed on the role of AI in developing XSLT, or schemas such as XSD and Schematron. We will address the techniques and strategies adopted to create prompts for generating code, explaining code, or refactoring the code, and the results achieved.
The discussion will extend to how AI can be used to transform XML content. In particular, the focus will be on the use of AI XPath extension functions in XSLT, Schematron, Schematron Quick Fixes, or for XML content refactoring.
The presentation aims to deliver a comprehensive overview of AI usage in XML development, providing attendees with the necessary knowledge to make informed decisions. Whether you’re at the early stages of adopting AI or considering integrating it in advanced XML development, this presentation will cover all levels of expertise.
By highlighting the potential advantages and challenges of integrating AI with XML development tools and languages, the presentation seeks to inspire thoughtful conversation around the future of XML development. We’ll not only delve into the technical aspects of AI-powered XML development but also discuss practical implications and possible future directions.
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024Albert Hoitingh
In this session I delve into the encryption technology used in Microsoft 365 and Microsoft Purview. Including the concepts of Customer Key and Double Key Encryption.
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...DanBrown980551
Do you want to learn how to model and simulate an electrical network from scratch in under an hour?
Then welcome to this PowSyBl workshop, hosted by Rte, the French Transmission System Operator (TSO)!
During the webinar, you will discover the PowSyBl ecosystem as well as handle and study an electrical network through an interactive Python notebook.
PowSyBl is an open source project hosted by LF Energy, which offers a comprehensive set of features for electrical grid modelling and simulation. Among other advanced features, PowSyBl provides:
- A fully editable and extendable library for grid component modelling;
- Visualization tools to display your network;
- Grid simulation tools, such as power flows, security analyses (with or without remedial actions) and sensitivity analyses;
The framework is mostly written in Java, with a Python binding so that Python developers can access PowSyBl functionalities as well.
What you will learn during the webinar:
- For beginners: discover PowSyBl's functionalities through a quick general presentation and the notebook, without needing any expert coding skills;
- For advanced developers: master the skills to efficiently apply PowSyBl functionalities to your real-world scenarios.
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfPaige Cruz
Monitoring and observability aren’t traditionally found in software curriculums and many of us cobble this knowledge together from whatever vendor or ecosystem we were first introduced to and whatever is a part of your current company’s observability stack.
While the dev and ops silo continues to crumble….many organizations still relegate monitoring & observability as the purview of ops, infra and SRE teams. This is a mistake - achieving a highly observable system requires collaboration up and down the stack.
I, a former op, would like to extend an invitation to all application developers to join the observability party will share these foundational concepts to build on:
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdfMalak Abu Hammad
Discover how MongoDB Atlas and vector search technology can revolutionize your application's search capabilities. This comprehensive presentation covers:
* What is Vector Search?
* Importance and benefits of vector search
* Practical use cases across various industries
* Step-by-step implementation guide
* Live demos with code snippets
* Enhancing LLM capabilities with vector search
* Best practices and optimization strategies
Perfect for developers, AI enthusiasts, and tech leaders. Learn how to leverage MongoDB Atlas to deliver highly relevant, context-aware search results, transforming your data retrieval process. Stay ahead in tech innovation and maximize the potential of your applications.
#MongoDB #VectorSearch #AI #SemanticSearch #TechInnovation #DataScience #LLM #MachineLearning #SearchTechnology
Essentials of Automations: The Art of Triggers and Actions in FMESafe Software
In this second installment of our Essentials of Automations webinar series, we’ll explore the landscape of triggers and actions, guiding you through the nuances of authoring and adapting workspaces for seamless automations. Gain an understanding of the full spectrum of triggers and actions available in FME, empowering you to enhance your workspaces for efficient automation.
We’ll kick things off by showcasing the most commonly used event-based triggers, introducing you to various automation workflows like manual triggers, schedules, directory watchers, and more. Plus, see how these elements play out in real scenarios.
Whether you’re tweaking your current setup or building from the ground up, this session will arm you with the tools and insights needed to transform your FME usage into a powerhouse of productivity. Join us to discover effective strategies that simplify complex processes, enhancing your productivity and transforming your data management practices with FME. Let’s turn complexity into clarity and make your workspaces work wonders!
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionAggregage
Join Maher Hanafi, VP of Engineering at Betterworks, in this new session where he'll share a practical framework to transform Gen AI prototypes into impactful products! He'll delve into the complexities of data collection and management, model selection and optimization, and ensuring security, scalability, and responsible use.
GridMate - End to end testing is a critical piece to ensure quality and avoid...ThomasParaiso2
End to end testing is a critical piece to ensure quality and avoid regressions. In this session, we share our journey building an E2E testing pipeline for GridMate components (LWC and Aura) using Cypress, JSForce, FakerJS…
GridMate - End to end testing is a critical piece to ensure quality and avoid...
Implementation and Test of a Power-Line based Communication System for Electrical Appliances Networking
1. Implementation and Test of a Power-Line based
Communication System for Electrical Appliances
Networking
Andrea Ricci∗ , Valerio Aisa§ , Ilaria De Munari∗ , Valerio Cascio§ and Paolo Ciampolini∗
∗ Dept.of Information Engineering, University of Parma, Parma, Italy.
Email: andrea.ricci@nemo.unipr.it, {ilaria.demunari, paolo.ciampolini}@unipr.it
§ Wrap S.p.A., Fabriano (AN), Italy. Email: {Valerio.Aisa, valerio.cascio}@indesitcompany.com
Abstract— This paper discuss the development of a low-cost,
narrow-band transmission system, aimed at connecting digital
Communication node micro-
appliances to a home network. The proposed approach is based
( PLC , ZigBee , WiFi , ...) controller
on powerline communication (ULP: Ultra Low-cost Powerline),
AFE CPU
carried out on the power-supply wire between the appliance ULP
micro-
and the outlet. Through ULP, appliance can communicate with controller
AFE peripheral
a transceiver node located at the outlet, the “smart adapter”,
which, in turn, can flexibly route messages toward external
control devices (e.g., for diagnostic purposes) or, more generally, Smart
Adapter
toward a home control network. At the appliance side, such Low-Cost
an approach allows for connectivity at extremely low costs, at Power-Line Communication
Digital Appliance
the same time keeping independent of the actual home control
network protocol (since different configurations of the smart Home Network
adapter take care of it). To make practical their implementation
on a variety of digital appliances, ULP communication functions Fig. 1. Network structure.
have been implemented in a dedicated hardware device, conceived
as a dedicated peripheral for a general-purpose microcontroller.
In this work, details on the peripheral architecture and its
implementation are given. A prototype of the peripheral has leaves the field open to new smart solutions. A new approach
been developed, based on a FPGA board directly connected to has been proposed in [5] and [6], based on a novel network
the microprocessor bus. This closely emulates the perspective structure, which allows for each digital appliance to esta-
microcontroller architecture, and allowed for extensive testing
blish an ultra low-cost half-duplex power-line communication
of the device under realistic operating conditions. Complete
characterization of ULP protocol has been carried out, estimating (called ULP: Ultra Low-cost Powerline) on its power-supply
BER figures well below 10−6 . cord. A general-purpose communication node (called a ”smart
adapter”, SA) located, for instance, at the outlet then acts as a
I. I NTRODUCTION bridge between the ULP communication and the actual home-
Microelectronic technology fostered the pervasive diffusion networking protocols. Using this method, i) communication
of digital controllers. Modern household appliances embed costs at the appliance side are kept at a minimum and,
microcontrollers to manage all tasks; digital cores are used, ii) communication with the specific home-networking protocol
for example, to control electric actuators and to manage sensor are delegated to the the smart adapter, so that the internal
signals. Furthermore, digital domain computation allows for appliance architecture does not care about standard protocols
the deployment of innovative features. Among these new at all, and the same appliance may communicate with different
characteristics, connectivity is expected to become a standard networks just by exploiting the proper SA. Moreover, since
in the next future. This will enable for innovative services appliance additional costs due to ULP are negligible, ULP
like preventive maintenance, remote control and smart power features can be implemented on every produced item, regard-
management. Networking will improve functionality, safety, less of its actual need of networking. As a side-effect, this
reliability and performance of appliances. provide an effective and inexpensive way for factory testing
To this purpose, the adoption of several communication as well.
protocols, either wired or wireless, had been proposed (Kon- In a previous paper [5] a preliminary FPGA-based imple-
nex [2], LonTalk [1], Ethernet [3], ZigBee [4]). However, mentation for ULP peripheral supporting upstream commu-
high-priced communication nodes, typical of these solutions, nication was introduced; in this paper, an improved solution
prevent most of them from being effectively exploited for will be discussed: some basics of the approach have been
low-cost “white goods” networking. Moreover, the absence revised, aiming at lowering EMC disturbances, and at adding
of universal agreement on a recognized home-networking some functionalities. In the following, the novel architecture is
standard, makes the protocol selection a difficult task and described, aiming at implementing the ULP algorithms into a
2. 300
SA over the power distribution network has been drastically
200
100 reduced, at the same time making it possible to attain a higher
throughput (200 bit/s).
m
0
VS
-100 power supply
-200
Figure 2(a) reports an example of controlled glitches
perturbations m
-300 (VS ), generated by zener diodes connected in series with
0 5 10 15 20 appliance power supply. The same figure shows the smart
adapter transmission section, where a digital device controls
zc 1
2
0
0 5 10 15 20 to digital current flowing through the diodes by means of a couple of
peripheral MOSFETs and a relay. At the appliance side (see Fig. 1(b)),
zc2
2
0
an inexpensive analog front-end (AFE), made by a band-pass
0
L1off
5 10 15 20
t [ms] filter and two Schmitt-triggers, couples the power section to
L1Vj
L2off L2Vj
the digital circuitry.
In Fig. 2, examples are given of digital signals zc1 and zc2 ,
a) provided by the AFE to the digital section. zc1 allows for
synchronization, by triggering at the sinewave zero crossing,
smart adapter transmitter appliance receiver
ZL
eq whereas zc2 tracks data encoded glitches.
Z ULP Perturbations are generated twice within a power supply
uC period, in order to account for the actual nature (i.e., inductive
m with
Vs Vs BPF ULP or capacitive) of the appliance load. In fact, a perturbation
interface
control logic generated during the first quarter of power-supply period is
not properly revealed when inductive reactance are plugged
b) to the power-line. On the other hand, second-quarter glitches
are missed if capacitive loads are connected. To cope with
Fig. 2. ULP upstream communication: signals, smart adapter transmission this, the first half of supply voltage period is divided into two
section and appliance receiver. transmission intervals, and the j th packet of M bit
Dj = {dM j , dM j+1 , ..., dM j+M −1 } , (1)
dedicated microcontreller peripheral. Within this perspective,
is transmitted twice (i.e., once within each interval). Data are
the hardware emulation of such a peripheral is discussed and
encoded by modulating the perturbation positions, with respect
physical implementation issue (chip area and power consump-
to the zero-crossing of supply voltage waveform. Modulation
tion) are analyzed. Performances of the peripheral have been
expressions read:
experimentally evaluated, under realistic operating conditions.
g(Dj )
L1 = L1 f + L1 j = L1 f +
j of V of 2M
LVmax
s(Dj ) (2)
II. N ETWORK S TRUCTURE AND ULP PHYSICAL LAYER L2 = L2 f + L2 j = L2 f +
j of V of 2M
LVmax
Figure 1 describes the network structure. Each digital where g is the Gray encoding function, s is an encoding
appliance establish a half-duplex communication with an function described later on, L1 f and L2 f are time offsets,
of of
external device, here called “smart adapter”, located at the and LV max is the shift range. In figure, for instance,
outlet. Transmission is carried out on the power supply cable, parameters are the following: L1 f = 1 ms, L2 f = 7 ms,
of of
according to an ultra low-cost power-line communication LVmax = 2 ms, with the AC supply voltage period T set at 20
protocol described below. The smart adapter, placed between ms.
the appliance power-supply plug and the outlet, acts as a bridge Measurements demonstrate that it is possible to transmit
towards the home network. At the one end, the smart adapter at least one nibble (M = 4) at a time without exceeding
manages ULP communications with the appliance, while, at noise limits set by regional standardization committees (e.g.,
the opposite end, it embeds specific network controllers which CENELEC in Europe) and preserving the proper functionality
allows for interfacing to wired (e.g. broadband PLC, ethernet, of the appliance.
etc.) as well as wireless (e.g. Wi-Fi, ZigBee, etc.) networks. As already discussed above, information data have to be
duplicated and encoded into both the transmission intervals,
A. Smart Adapter to Digital appliance communication in order to ensure that at least one pulse will trigger the
In [5], basics of the power modulation scheme exploited by receiver. When both glitches reach the receiver, noise can
ULP were introduced; in particular, upstream communication affect the positions of received pulses, due to appliance load
(i.e., from the smart adapter to digital appliance) relies on variations within a period. Hence, error correction should be
intentional and precise perturbations of the power supply performed: as described in Fig. 3, the coding function s allows
waveform. With respect to the previous implementation, here a for maximize the distance among pulse nominal values within
more efficient scheme is accounted for: by introducing lower- the receiving space. At the appliance side, measured intervals
amplitude glitches on the waveform, the noise injected by the (represented by circles in figure) are rounded to the nearest
3. k
15 cycle, the mean power PT reads:
14 nominal
13 (k+1)T
couples N −1
12 1 1 T T
11 of pulses k
PT = P dt ∼
= P kT + +i . (5)
10 T N i=0
2N N
9 kT
8 received
The resulting scheme is very robust and reliable and can be
7 couples
L1V
6 implemented at practically no additional costs.
5
of pulses
4 III. M ICROCONTROLLER PERIPHERAL IMPLEMENTATION
3 decision
2
As already discussed above, transceiver tasks at the ap-
1 intervals pliance side are kept as simple as possible, in order to lower
0 the overhead induced by communication. Software implemen-
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
2 tation of these tasks on the appliance native microcontroller is
LV therefore relatively inexpensive; nevertheless, letting a small
hardware device take care of them would minimize the im-
Fig. 3. Receiving space partitioning for M = 4. pact on both the appliance software and physical resources.
Additional hardware costs would be negligible as well, if the
ULP hardware controller were integrated as a peripheral into
nominal values (represented by up triangles) and decoded as the existing microcontroller architecture. Aiming at this, to
follows: investigate the practicality of such an approach, we made
reference to the Renesas H8 microcontroller family, widely
ˆ
Dj = min d ¯ ¯
L1 j , L2 j , g D , s D , (3) adopted for white goods applications. We have developed a
¯ V V
D∈D prototypal implementation of the ULP peripheral, and tested
it on the Renesas development system based on the E6000
here, d is the Euclidean distance and D is the set of 2M packets emulation board ([7]).
of M -bit. Figure 4 describes system setup: the microcontroller emu-
Again, the main concern here is to keep the digital control lator allows for access to the internal bus signals so that
at the appliance side as simple as possible: as already stressed an additional board, embedding a FPGA device, can directly
above, the AFE, in order to provide the ULP logic with square communicate with the microcontroller CPU core. ULP digital
waves zc1 and zc2 , just includes a couple of Schmitt triggers peripheral has been implemented within the programmable
and a fist-order band-pass filter. Extracting delays between zc1 logic. Connection of the emulated microcontroller to the
rising edge and zc2 falling edges is almost trivial: if such appliance target board is performed by means of a flat cable the
intervals are larger than L1 f or L2 f , a message coming from
of of header of which features a standard chip footprint connector.
the smart adapter is recognized and decoded by measuring The ULP peripheral architecture is detailed in Figure 5, and
L1 or L2 respectively. Decoding tasks just require elementary
j j can be divided into six functional blocks: a register interface, a
binary counters. Besides, equation 3 is implemented by means module for signal conditioning, transmitter, receiver, line info
of a simple look-up table. and low-power control block. Peripheral operations are per-
formed using 1 MHz system clock, derived from the appliance
B. Digital Appliance to Smart Adapter communication microcontroller. Communication between ULP peripheral and
CPU is performed using a register interface. The register set
Downstream communication, instead, is based on the modu- includes five 8-bit registers: control register (PMCR), status
lation of instantaneous power consumption [5]. Data can be
easily encoded in the supply current by activating a small
triac which, in turn, drives an inexpensive load (ZULP ). Let’s appliance
assume a set of binary data dk is to be transmitted; the power supply cord
expression of appliance current, IDA , is therefore: microcontroller
header cable ULP peripheral address &
with chip footprint (FPGA device) data bus
VM 2π
IDA = sin t dk pT (t − kT ) , (4)
ZU LP T
k AFE
where pT is the port function, T is the AC period, and ZU LP
is the impedence of modulation load.
At the smart adapter, data coming from the electrical appliance microcontroller
target board expansion board emulator
are decoded by measuring the mean power required by the
appliance during each k-th cycle of the supply voltage. If N
samples of the instantaneous power P (t) are acquired per Fig. 4. Microcontroller development system.
4. MICROCONTROLLER ARCHITECTURE
Line info block monitors the power supply. It evaluates
amplitude and frequency of the supply voltage, by using the
same time interval estimation techniques exploited by the
CPU receiver section. Supply voltage amplitude is evaluated during
periods not involved in data communication (negative half of
address bus & data bus
power supply waveform); this allows the supply-voltage meter
to share the same hardware resources related to receiver block.
Power SPI The amplitude is thus extracted from eq. (6), by measuring
Register Interface Controller the time interval between Schmitt-triggers’ outputs; assuming
PWM the signal is sampled n clock periods after a zero-crossing
Transmitter Receiver Line Info
reference time (i.e., first trigger’s output), the amplitude is
Signal conditioning TIMER x related to the second trigger’s threshold voltage (Vth ) by the
ULP Peripheral ( FPGA Altera FLEX 10K ) following relationship:
Standard Peripheral
RX ( zc 1 , zc 2 ), TX ( triac control) Vth Vth
VM = 2π = 2π . (6)
Power Supply Cord
sin T nTclk sin 104 n
Analog Front-End
To abtain precise results, a calibrating step is required for
this section of ULP peripheral too: to deal with tolerance of
Fig. 5. ULP peripheral architecture. Schmitt-trigger threshold (Vth ), the voltage meter has to be
configured once by using a known reference voltage source.
The last block control the peripheral power consumption,
register (PMSR), data register (PMDR), voltage-measure re- enabling various modes of operation. These includes a normal
gister (PMVMR) and clock-generation register (PMCGR). All active mode and different power-down modes, to keep power
of the registers share access to common interface with the mi- requirement as low as possible. in which power consumption is
crocontroller, based on address- and data-buses and read/write significantly reduced. Power reduction is achieved exploiting
mode signals. The peripheral status is signalled through a set hierarchical clock-gating. Power-management modes include:
of five interrupt flags, allowing for microcontroller supervision • Active mode: since transmission, reception and power-
and to cope with exceptions (such as overrun errors and black- supply monitoring happens at separate time slots within
out detection). the power supply period, are separated time functions, the
The macrocell takes care of signal conditioning: square waves relative hardware modules are enabled one at a time by
zc1 and zc2 are routed through noise suppressors before being the power control block. provides one module at a time
latched internally. Their edges are used to generate trigger with clock signal, reducing total power consumption.
signals for subsequent processing blocks. • Subactive mode: only the essential tasks are enabled
The receiver module operates in two distinct modes: an initial
calibrating phase, and the actual running mode. Calibration
is necessary to deal with tolerances of low-cost AFE compo- 2125
L 1 [us] P L l L 2 = 0,6636
nents: to this purpose, the receiver is first trained by means of 2000
-2 time slots
error correction bounds
a fixed sequence of known data, from which the actual mean -2.5
0,3
nominal couple of pulses
1875 f L2
value of the offsets L1 f and L2 f are extracted. When only
of of 0,2
1750 -3
one offset can be computed, his value is exploited for either P L 2 = 0,3364
1625
transmission intervals. In the operating phase, interruptions -3.5
0,1
length are measured through binary counters. If only one pulse 1500
fL L -4
l 2 0,0
per period triggers the receiver, data is decoded according to 1375
7500 7625 7750 7875 8000 8125 8250 10^
7800 7825 7850 7875 7900 7925 7950
L 2 [us]
equations 2, accounting for the calibrated value L1 f or L2 f .
of of
a) L 2 [us]
b)
2500
When a couple of glitches is received, operations described in L 1 [us] P L l L 2 = 0,0382
-3.2
equation 3 are performed instead. 0,3
2375 -3.4
Decoded nibbles are used by the RRC (Receiver Register fLl P L l = 0,9618 2250 -3.6
Control) block to build data bytes, to be stored into data 0,2 2125 -3.8
register. Contemporarily, receiver state flags are set in the 0,1
2000 -4
status register. The receiver block also detects power supply 1875 -4.2
failures, by testing if voltage interruptions length exceedes the 0,0
fL L
l 2
2050 2075 2100 2125 2150 2175 2200 1750
7000 7125 7250 7375 7500 7625 7750 10^
AC period value. If this occurs, a proper interrupt flag is raised. L 1 [us]
L 2 [us]
c) d)
The transmitter section generates the mask signal m(t) (which
controls power modulation triac TU LP ), by means of a shift Fig. 6. Examples of distribution functions: a), b) report fL1 L2 and fL2
register, triggered by the zero-crossing signal zc1 and loaded, while transmitting Dj = 0x5; c), d) measured distribution functions with
eight bit at a time, from data register PMDR. Dj = 0x8.
5. by this mode: power control block halts logic not
strictly necessary to communication (e.g., power-supply
monitor).
• Stand-by mode: the stand-by mode is activated if a
single pulse received
SLEEP instruction is executed by the microcontroller 1 1
20 Lamp
E{L j }- L 0j Appliance Input Filter
core. The peripheral clock is turned down and no 15 Washing Machine P2
[us] Washing Machine P3
operation is carried out; register contents are preserved 10 Washing Machine P5 a)
and I/O ports are placed in high-impedance state. 5
0
IV. E XPERIMENTAL R ESULTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
In order to validate the communication principle and σ{L1j } 10
investigate the microcontroller peripheral performance, an [u s]
extensive set of experimental measurements was carried out 5
b)
in a thorough field test. To this purpose, a set of static and
time-variable appliance loads were connected to the power- 0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
line, to simulate the actual operating environment. First, 2 2
20
E{L j }- L 0j 15
measurements were performed using a barely resistive load, [us ]
10
5
represented by a 25 W lamp, always connected to the power 0 c)
-5
supply cord at the appliance side. The same device was also -10
-15
exploited to perform downstream communication, modulating -20
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
the current flowing over the power supply cord, as described
15
in Section II-B. σ{L2j }
Next, capacitive and time-dependent inductive loads were [u s] 10
taken into account, by connecting an actual washing-machine d)
5
to the network. Capacitive behavior was obtained exploiting
appliance power-supply filters, whereas an inductive load 0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
was given by the washing-machine electrical engine. Time- couple of pulses received
dependent behavior was induced by performing several differ- 1 1 80
E{L j }- L 0j
ent washing cycles. Data collected during measurements were 60
[us] e)
processed to extract statistics and BER performances. Figure 40
6 reports examples of distribution functions evaluated at the 20
0
appliance side, whith the running washing-machine loading 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
the network. Plots (a) and (b) were obtained for a given 30
σ{L1j }
transmitted nibble, i.e., Dj is equal to 0x5. Probability of 25
[u s] 20
both glitches reaching the receiver within the default time slot 15 f)
is estimated to be P = 0.5769. In 0.0867% of transmission 10
5
events the pulses are outside default bounds, although they 0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
still falls within the error correction area defined by encoding 30
functions g and s. During the remaining transmissions (P = 2 2
E{L j }- L 0j 25
20
15
0.3364), only second quarter pulses trigger the receiver, and [us ] 10
5 g)
always fall within the right time slot. Plots (c) and (d) illustrate 0
-5
-10
the response for a different transmission (Dj equal to 0x8). -15
-20
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Figure 7 shows the summary of statistical data collected
during communication under different load conditions. Plots
σ{L2j } 10
(a) and (b) reports statistics of pulse position when only one [u s]
glitch is received during fist transmission interval. Plot (a) 5
h)
shows the mean difference between measured and nominal
pulses position as a function of data transmitted (Dj ) and 0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
load states (bar graph shade). The related standard deviation Dj
distribution is shown in (b). Plots (c) and (d) refer to the
mean and standard deviation of pulse position, respectively, Fig. 7. Mean and standard deviation of perturbation positions collected
evaluated when glitches were received only during the second during communication with a washer, having different load states.
transmission interval.
The same distributions, shown in Figure 7(e)-(h) for both
intervals, are eventually given, when both pulses trigger the
receiver. As already highlighted, a couple of pulses within
6. TABLE I
S YNTHESIS RESULTS USING UMC 0.18µm STANDARD CELL LIBRARY
actual test implementation in the real device is foreseen in the
next months.
Hierarchy Cell Area [µm2 ] Pdyn [µW ] Pleakage [nW ]
VI. C ONCLUSION
ULP interface 28008 138.98
active mode: 97.72 In this paper a communication system for electrical appli-
subactive mode: 87.28 ances networking is discussed. Its main goal is that of allowing
standby mode: 26.19
register interface 7051 68.32 34.95
for networking digital household appliances, without adding
signals conditioning 567 1.46 2.10 significant costs and staying independent of the actual home-
receiver 13424 18.40 71.01 networking protocol. This is achieved by transferring higher-
transmitter 2603 3.27 11.84 level communication tasks to an external “smart adapter” de-
line info 3135 4.62 14.56
power control 1228 1.65 4.52
vice, which may manage different protocols and serve different
appliances. Local communication is achieved by exploiting a
low bit-rate, ultra low-cost power-line communication (ULP)
the supply voltage period may imply a higher noise impact protocol between the appliance and the smart adapter.
with respect to a single trigger event. This is reflected by Formal basics of the ULP protocol have been illustrated,
the higher mean difference and standard deviation reported and improvements over the first prototype version have
in (e)-(h), which give reason of the introduction of the error- been discussed. Better performances, with respect to [5], are
correction technique described in Section II-A. obtained: the transmission reliability was improved and the
Results illustrated so far validate the proposed solution injected noise was reduced. Perspectively, higher bit rates are
for upstream communication. Furthermore, experimental data also achievable.
suggest that the same communication principle can be applied Experiments were made, aimed at evaluating costs and
using higher M value, allowing for throughput improvement. performance of a hardware implementation of a ULP con-
After fully validating the circuit functionality, an experimental troller: the architecture has been conceived as a microcon-
estimate of the Bit Error Rate associated to the ULP protocol troller dedicated peripheral, and a prototype was mapped
was also carried out. A BER figure well below than 10−6 was on a FPGA board. The board, in turn, was connected to a
evaluated, which is more than appropriate for the application microcontroller development system, directly accessing the
at hand. microntroller buses and allowing for realistic test. The ULP-
enabled microcontroller was then exploited for the protocol
V. UMC 0.18µm S TANDARD -C ELL I MPLEMENTATION validation, by performing an extensive set of measures. A test
To probe further the feasibility and practicality of the environment, including actual appliances, was set up to this
hardware implementation of the ULP peripheral, a VLSI purpose. Fully satisfactory results were obtained, both in terms
implementation was also carried out, by referring to a com- of performance and implementation issues, paving the way
mercial technology, similar to the fabrication technology of the toward the actual chip fabrication. ULP capabilities would then
target microcontroller. The design was fully synthesized in a come at negligible costs, providing an effective and flexible
standard-cell fashion, by using Synopsys Design Analyzer [8]. way for low-cost networking of digital appliances.
With reference to the UMC 0.18 µm commercial technology,
ACKNOWLEDGMENT
the implementation of the ULP controller required a total cell
area of about 0.028 mm2 , corresponding to 2894 equivalent The authors would like to thank T.Watanabe, G. Clark and
logic gates. The estimated dynamic power consumption of M. Mazzoni from Renesas Corporation for their support to
the ULP interface equals 97.72 µW , at 1.8 V power supply. this work.
Stand-by power consumption is much lower, in the range of R EFERENCES
29.19 µW .
[1] Echelon Corporation, LonTalk Protocol Specification, version 3.0. 1994.
Table I gives more detailed results of the preliminary synthesis [2] Konnex Association, KNX Standard. 2001.
process; in order to estimate the relative weight of different [3] Institute of Electrical and Electronics Engineers, Inc., IEEE Std 802.3.
subsystems, each block has also been independently synthe- IEEE Computer Society, 2002.
[4] Institute of Electrical and Electronics Engineers, Inc., IEEE Std 802.15.4.
sized and simulated. This allow for appreciating contributions IEEE Computer Society, 2004.
of different subsystems to the power and area budget. With [5] A. Ricci, V. Aisa, V. Cascio, G. Matrella and P. Ciampolini, “Connecting
respect to the preliminary implementation results given in electrical appliances to a Home Network using low-cost Power-line
Communication”, in Proc. 2005 International Symposium on Power-Line
[5], the improved functionality introduced here requires more Communications, pp. 300-304.
chip area than first implementation. On the other hand, imple- [6] V. Aisa, P. Falcioni and P. Pracchi, “Connecting white goods to a home
mentation of the power control module allows for consistent network at a very low cost”. International Appliance Manufacturing,
2004.
reduction in power-consumption. The overall power and area [7] Renesas Technology Corp., H8/300H Series E6000 Emulator, User’s
figures estimated so far are well below reasonable limits for the Manual, rev. 2.0, version 12.12.2000.
actual implementation within the industrial microcontroller; [8] Synopsys, Design Analyzer Reference Manual, version 05.2002.