SlideShare a Scribd company logo
1 of 2
(774) 277-0664
38 Broadway APT 1R Beverly, MA 01915 matthew_getz@yahoo.com
1 of 2
MATTHEW GETZ
PROFILE
One year of industry experience as test engineer with Rochester Electronics, the world's most comprehensive
solution for mature and end-of-life semiconductors. Successful track record in releasing products (test boards
and software) to manufacturing. Capabilities in analog circuit design, PCB level design and layout and
fabrication.
WORK AND PROJECT RELATED EXPERIENCE
Rochester Electronics, Test Engineering (Employee) May 2015 – Present
 Designed and developed test solutions, hardware, and software within the ASL1000 test environment
 Fabricated test setups for various analog chips, including but not limited to Transistor arrays, Op-amps
(Single, Dual, Quad), Switches (SPST, SPDT, and DPDT, SPST), Linear Regulators, Current Drivers
 Debugged system level issues and corrected hardware and software defects when necessary
 Assisted in the creation of FMEA (Failure Mode Effects Analysis) and Eight Disciplines (8Ds) problem
solving analyses for various automotive and aerospace defence customers
 Crafted a white paper that compared and contrasted active and passive loads for debugging and proving
different test environments can be used to test the same parts
Analog Devices, Applications Technology Group (Employee) May 2014 – Aug 2014
 Characterized high-speed DAC/ADC converter evaluation platform
o Tested skew on parallel LVDS lanes at speeds reaching 1600 Mbps per lane with
o Tested skew on Xilinx GTX transceiver lanes exceeding speeds of 12.5 Gbps per
o Characterized DC-DC switching power supply to ensure maximum current capability, minimum
ripple, and proper thermal performance with a DC electronic load and a FLIR infrared camera
 Debugged and troubleshot high-speed analog and digital circuits from schematics/layout
 Solved various outstanding issues via lab testing combined with schematic analysis. Verified proposed
solutions with PCB level and software modifications before committing to schematic changes.
 Transformed a converter evaluation board to be compatible with the FMC connector and followed FMC
specifications
o Worked with a PCB Layout Engineer to bring my designs into Cadence Allegro
o Went through the design review process to get my board approved and fabricated
 Modified existing Verilog code and implemented new IP blocks for Xilinx FPGA (Series 6 and 7)
University of Massachusetts Lowell, EE (Contractor) January 2014 – May 2014
• Adapted Circuits I & II and Electronics I & II labs (2nd
and 3rd
year classes) to be used with new USB-
based, student-owned lab equipment (Analog Discovery)
Analog Devices, Applications Technology Group (Contractor) May 2013 – Aug 2013
 Debugged software issues in converter evaluation platform which included Windows host application in
Visual Studio 2010 and embedded Blackfin (Analog Devices DSP) software in VisualDSP++
 Full system design of a self-contained alarm system
o Defined a problem through state diagrams
o Created a schematic design for the solution to the problem
o Selected electronic components (active and passive), based on applicability, availability and cost
(774) 277-0664
38 Broadway APT 1R Beverly, MA 01915 matthew_getz@yahoo.com
2 of 2
MATTHEW GETZ
o Developed missing library parts for PCB design package, including schematic symbols and
footprints
o Generated PCB layout which was fabricated in a PCB manufacturing house
o Assembled prototypes by hand, and verified and debugged operation
Analog Devices, Advanced Learning Program (Contractor) May 2012 – Aug 2012
 Reviewed Circuits I/II course materials and labs using “Analog Discovery” USB-based instrumentation
o Reviewed and contributed to the development of a circuits program (textbook, labs, and videos)
using various SPICE simulation tools for verification including Tina and Multisim
 Presented my work at several Indian academic conferences in the Hyderabad area over the course of 4
weeks
Analog Devices, Digital Signal Processing Division (Contractor) May 2011 – Aug 2011
• Wrote patch for Blackfin architecture in GNU sim (built into the GNU debugger, GDB), ensuring that the
simulator matched the hardware (16 and 32-bit illegal opcodes)
• Wrote and presented a report detailing opcode tables for the applications team in Power Point
EDUCATION
Universityof Massachusetts Lowell, Lowell, MA
May 2015: Bachelor of Science in Electrical Engineering
Relevant Course Work:
• Logic Design (Logic Works—Creating logic circuits to prove basic concepts)
• ECE Application Programming (C++, Visual Studio—Course work included addressing, bit manipulation,
arrays, linked lists)
• Engineering Differential Equations (MATLAB—Weekly labs that involved solving and plotting equations)
• Electromagnetic Theory I, II (MATLAB—created a moving electromagnetic wave on a boundary as a
final project)
• Signals and Systems I, II (MATLAB, R studio—Plotting of FFT’s and time-varying signals)
• Electronics I, II (Multisim—Labs to show the difference between simulation and real hardware)
• Microprocessor System Design (MPLAB, Pickit 3—Final project was to use a PIC16F877A to create
several scenarios of emulating a traffic system)
• Intro to Engineering I
o Created a “Service-Learning Integrated throughout the College of Engineering” (SLICE) project
that demonstrated Lenz’s Law, which was selected out of 250 proposals by the Village
Empowerment to help schools in Peru.
RELEVANT SKILLS
Programming: Exposure to Visual Basic, PBasic, C#, C++, R, Logo, Verilog, MATLAB
Software: Familiar with Logic Works, AutoCAD, Fritzing, PCB 123, Tina-TI exposure to NI Multisim, MATLAB,
Visual Analog, ISE, Vivado, Cadence Allegro Viewer, MPLAB
Equipment: digital multimeter, oscilloscope (experience up to 25 GSPS), power supply, function generator,
clock source (up to 6GHz), soldering through hole and surface mount parts, infrared camera, DC electronic load

More Related Content

What's hot

Michael_Kogan_portfolio
Michael_Kogan_portfolioMichael_Kogan_portfolio
Michael_Kogan_portfolioMichael Kogan
 
MANOJ_H_RAO_Resume
MANOJ_H_RAO_ResumeMANOJ_H_RAO_Resume
MANOJ_H_RAO_ResumeManoj Rao
 
Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016srkkakarla
 
Gayathri_Physical_Design_Intel
Gayathri_Physical_Design_IntelGayathri_Physical_Design_Intel
Gayathri_Physical_Design_Intelgaya3vijay
 
Natalia Electronics and Communications Engineer
Natalia Electronics and Communications Engineer Natalia Electronics and Communications Engineer
Natalia Electronics and Communications Engineer Natalia Coria
 
05 Preparing for Extreme Geterogeneity in HPC
05 Preparing for Extreme Geterogeneity in HPC05 Preparing for Extreme Geterogeneity in HPC
05 Preparing for Extreme Geterogeneity in HPCRCCSRENKEI
 
updated resume ---III
updated resume ---IIIupdated resume ---III
updated resume ---IIIshrutinalla
 
Zhixian Huang Resume by 20160615
Zhixian Huang Resume by 20160615Zhixian Huang Resume by 20160615
Zhixian Huang Resume by 20160615Zhixian Huang
 
Software Engineering Research: Leading a Double-Agent Life.
Software Engineering Research: Leading a Double-Agent Life.Software Engineering Research: Leading a Double-Agent Life.
Software Engineering Research: Leading a Double-Agent Life.Lionel Briand
 
sandeep resume
sandeep resumesandeep resume
sandeep resumesandeep ns
 
Eastman Chemical Company Experience
Eastman Chemical Company ExperienceEastman Chemical Company Experience
Eastman Chemical Company ExperienceJim Hunter
 

What's hot (20)

CV-Nidhin
CV-NidhinCV-Nidhin
CV-Nidhin
 
Michael_Kogan_portfolio
Michael_Kogan_portfolioMichael_Kogan_portfolio
Michael_Kogan_portfolio
 
MANOJ_H_RAO_Resume
MANOJ_H_RAO_ResumeMANOJ_H_RAO_Resume
MANOJ_H_RAO_Resume
 
Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016
 
Gayathri_Physical_Design_Intel
Gayathri_Physical_Design_IntelGayathri_Physical_Design_Intel
Gayathri_Physical_Design_Intel
 
Natalia Electronics and Communications Engineer
Natalia Electronics and Communications Engineer Natalia Electronics and Communications Engineer
Natalia Electronics and Communications Engineer
 
Resume srishail upadhye
Resume srishail upadhyeResume srishail upadhye
Resume srishail upadhye
 
Gaurav Resume
Gaurav ResumeGaurav Resume
Gaurav Resume
 
05 Preparing for Extreme Geterogeneity in HPC
05 Preparing for Extreme Geterogeneity in HPC05 Preparing for Extreme Geterogeneity in HPC
05 Preparing for Extreme Geterogeneity in HPC
 
Daya_CV
Daya_CVDaya_CV
Daya_CV
 
updated resume ---III
updated resume ---IIIupdated resume ---III
updated resume ---III
 
Zhixian Huang Resume by 20160615
Zhixian Huang Resume by 20160615Zhixian Huang Resume by 20160615
Zhixian Huang Resume by 20160615
 
Erica geneva-moro
Erica geneva-moroErica geneva-moro
Erica geneva-moro
 
Ganesh machavarapu resume
Ganesh  machavarapu resumeGanesh  machavarapu resume
Ganesh machavarapu resume
 
Provat_Biswas_CV
Provat_Biswas_CVProvat_Biswas_CV
Provat_Biswas_CV
 
Software Engineering Research: Leading a Double-Agent Life.
Software Engineering Research: Leading a Double-Agent Life.Software Engineering Research: Leading a Double-Agent Life.
Software Engineering Research: Leading a Double-Agent Life.
 
foreman_resume_v2_02132017
foreman_resume_v2_02132017foreman_resume_v2_02132017
foreman_resume_v2_02132017
 
sandeep resume
sandeep resumesandeep resume
sandeep resume
 
SaiKumarGurram_Resume
SaiKumarGurram_ResumeSaiKumarGurram_Resume
SaiKumarGurram_Resume
 
Eastman Chemical Company Experience
Eastman Chemical Company ExperienceEastman Chemical Company Experience
Eastman Chemical Company Experience
 

Similar to Matthew Getz Resume

Similar to Matthew Getz Resume (20)

Usbaldo Balderas EE 122014
Usbaldo Balderas EE 122014Usbaldo Balderas EE 122014
Usbaldo Balderas EE 122014
 
Digital_system_design_A (1).ppt
Digital_system_design_A (1).pptDigital_system_design_A (1).ppt
Digital_system_design_A (1).ppt
 
JuswantoWardojo
JuswantoWardojoJuswantoWardojo
JuswantoWardojo
 
JosephAnthonyEAlvarez_CV_2016
JosephAnthonyEAlvarez_CV_2016JosephAnthonyEAlvarez_CV_2016
JosephAnthonyEAlvarez_CV_2016
 
Joel Amzallag
Joel AmzallagJoel Amzallag
Joel Amzallag
 
John Westmorelands Resume
John Westmorelands ResumeJohn Westmorelands Resume
John Westmorelands Resume
 
Resume
ResumeResume
Resume
 
resume_2015-05-25
resume_2015-05-25resume_2015-05-25
resume_2015-05-25
 
Nikita Resume
Nikita ResumeNikita Resume
Nikita Resume
 
dale_mcclure_resume_V5
dale_mcclure_resume_V5dale_mcclure_resume_V5
dale_mcclure_resume_V5
 
JeanJacob
JeanJacobJeanJacob
JeanJacob
 
RAS Resume_20160610
RAS Resume_20160610RAS Resume_20160610
RAS Resume_20160610
 
GeneCernilliResume
GeneCernilliResumeGeneCernilliResume
GeneCernilliResume
 
BourrezCVEnglish
BourrezCVEnglishBourrezCVEnglish
BourrezCVEnglish
 
Mike Leeper Resume
Mike Leeper ResumeMike Leeper Resume
Mike Leeper Resume
 
NetWResumeNEW
NetWResumeNEWNetWResumeNEW
NetWResumeNEW
 
Resume_Updated
Resume_UpdatedResume_Updated
Resume_Updated
 
curriculum_Daniel
curriculum_Danielcurriculum_Daniel
curriculum_Daniel
 
DamonKoachResume
DamonKoachResumeDamonKoachResume
DamonKoachResume
 
NAVIWALA_Resume_161118
NAVIWALA_Resume_161118NAVIWALA_Resume_161118
NAVIWALA_Resume_161118
 

Matthew Getz Resume

  • 1. (774) 277-0664 38 Broadway APT 1R Beverly, MA 01915 matthew_getz@yahoo.com 1 of 2 MATTHEW GETZ PROFILE One year of industry experience as test engineer with Rochester Electronics, the world's most comprehensive solution for mature and end-of-life semiconductors. Successful track record in releasing products (test boards and software) to manufacturing. Capabilities in analog circuit design, PCB level design and layout and fabrication. WORK AND PROJECT RELATED EXPERIENCE Rochester Electronics, Test Engineering (Employee) May 2015 – Present  Designed and developed test solutions, hardware, and software within the ASL1000 test environment  Fabricated test setups for various analog chips, including but not limited to Transistor arrays, Op-amps (Single, Dual, Quad), Switches (SPST, SPDT, and DPDT, SPST), Linear Regulators, Current Drivers  Debugged system level issues and corrected hardware and software defects when necessary  Assisted in the creation of FMEA (Failure Mode Effects Analysis) and Eight Disciplines (8Ds) problem solving analyses for various automotive and aerospace defence customers  Crafted a white paper that compared and contrasted active and passive loads for debugging and proving different test environments can be used to test the same parts Analog Devices, Applications Technology Group (Employee) May 2014 – Aug 2014  Characterized high-speed DAC/ADC converter evaluation platform o Tested skew on parallel LVDS lanes at speeds reaching 1600 Mbps per lane with o Tested skew on Xilinx GTX transceiver lanes exceeding speeds of 12.5 Gbps per o Characterized DC-DC switching power supply to ensure maximum current capability, minimum ripple, and proper thermal performance with a DC electronic load and a FLIR infrared camera  Debugged and troubleshot high-speed analog and digital circuits from schematics/layout  Solved various outstanding issues via lab testing combined with schematic analysis. Verified proposed solutions with PCB level and software modifications before committing to schematic changes.  Transformed a converter evaluation board to be compatible with the FMC connector and followed FMC specifications o Worked with a PCB Layout Engineer to bring my designs into Cadence Allegro o Went through the design review process to get my board approved and fabricated  Modified existing Verilog code and implemented new IP blocks for Xilinx FPGA (Series 6 and 7) University of Massachusetts Lowell, EE (Contractor) January 2014 – May 2014 • Adapted Circuits I & II and Electronics I & II labs (2nd and 3rd year classes) to be used with new USB- based, student-owned lab equipment (Analog Discovery) Analog Devices, Applications Technology Group (Contractor) May 2013 – Aug 2013  Debugged software issues in converter evaluation platform which included Windows host application in Visual Studio 2010 and embedded Blackfin (Analog Devices DSP) software in VisualDSP++  Full system design of a self-contained alarm system o Defined a problem through state diagrams o Created a schematic design for the solution to the problem o Selected electronic components (active and passive), based on applicability, availability and cost
  • 2. (774) 277-0664 38 Broadway APT 1R Beverly, MA 01915 matthew_getz@yahoo.com 2 of 2 MATTHEW GETZ o Developed missing library parts for PCB design package, including schematic symbols and footprints o Generated PCB layout which was fabricated in a PCB manufacturing house o Assembled prototypes by hand, and verified and debugged operation Analog Devices, Advanced Learning Program (Contractor) May 2012 – Aug 2012  Reviewed Circuits I/II course materials and labs using “Analog Discovery” USB-based instrumentation o Reviewed and contributed to the development of a circuits program (textbook, labs, and videos) using various SPICE simulation tools for verification including Tina and Multisim  Presented my work at several Indian academic conferences in the Hyderabad area over the course of 4 weeks Analog Devices, Digital Signal Processing Division (Contractor) May 2011 – Aug 2011 • Wrote patch for Blackfin architecture in GNU sim (built into the GNU debugger, GDB), ensuring that the simulator matched the hardware (16 and 32-bit illegal opcodes) • Wrote and presented a report detailing opcode tables for the applications team in Power Point EDUCATION Universityof Massachusetts Lowell, Lowell, MA May 2015: Bachelor of Science in Electrical Engineering Relevant Course Work: • Logic Design (Logic Works—Creating logic circuits to prove basic concepts) • ECE Application Programming (C++, Visual Studio—Course work included addressing, bit manipulation, arrays, linked lists) • Engineering Differential Equations (MATLAB—Weekly labs that involved solving and plotting equations) • Electromagnetic Theory I, II (MATLAB—created a moving electromagnetic wave on a boundary as a final project) • Signals and Systems I, II (MATLAB, R studio—Plotting of FFT’s and time-varying signals) • Electronics I, II (Multisim—Labs to show the difference between simulation and real hardware) • Microprocessor System Design (MPLAB, Pickit 3—Final project was to use a PIC16F877A to create several scenarios of emulating a traffic system) • Intro to Engineering I o Created a “Service-Learning Integrated throughout the College of Engineering” (SLICE) project that demonstrated Lenz’s Law, which was selected out of 250 proposals by the Village Empowerment to help schools in Peru. RELEVANT SKILLS Programming: Exposure to Visual Basic, PBasic, C#, C++, R, Logo, Verilog, MATLAB Software: Familiar with Logic Works, AutoCAD, Fritzing, PCB 123, Tina-TI exposure to NI Multisim, MATLAB, Visual Analog, ISE, Vivado, Cadence Allegro Viewer, MPLAB Equipment: digital multimeter, oscilloscope (experience up to 25 GSPS), power supply, function generator, clock source (up to 6GHz), soldering through hole and surface mount parts, infrared camera, DC electronic load