SlideShare a Scribd company logo
Low-Power Variation-Tolerant Nonvolatile Lookup Table Design
Abstract:
Emerging nonvolatile memories (NVMs), such as MRAM, PRAM, and RRAM, have been
widely investigated to replace SRAM as the configuration bits in field-programmable gate arrays
(FPGAs) for high security and instant power ON. However, the variations inherent in NVMs and
advanced logic process bring reliability issue to FPGAs. This brief introduces a low-power
variation-tolerant nonvolatile lookup table (nvLUT) circuit to overcome the reliability issue.
Because of large ROFF/RON, 1T1R RRAM cell provides sufficient sense margin as a
configuration bit and a reference resistor. A single-stage sense amplifier with voltage clamp is
employed to reduce the power and area without impairing the reliability. Matched reference path
is proposed to reduce the parasitic RC mismatch for reliable sensing. Evaluation shows that 22%
reduction in delay, 38% reduction in power, and the tolerance of variations of 2.5× typical RON
or ROFF in reliability are achieved for proposed nvLUT with six inputs. The proposed
architecture of this paper area and power consumption analysis using tanner tool.
Enhancement of the project:
Changes the parameter for improve the efficiency of the circuit.
Existing System:
Emerging NVMs, such as MRAM, PRAM, and RRAM, has been verified with better scalability
and logic compatibility. Based on the logic-in-memory concept, lookup table, which is the core
building block in FPGAs, has been proposed with non-volatility. First, various nonvolatile
SRAM (nvSRAM) structures with MRAM and RRAM were proposed to directly replace SRAM
in the traditional lookup table to acquire non-volatility. However, the size of nvSRAM cell is
remarkably larger than that of SRAM, and the write disturbance is also difficult to avoid for half-
select RRAM cells. For MRAM, Suzuki et al. proposed a two-input nonvolatile lookup table
(nvLUT) based on MRAM in the current-mode logic for low power. Suzuki et al. also proposed
a six-input nvLUT with serial/parallel magnetic junctions to acquire enough sensing margin.
Zhao et al. proposed another MRAM-based nvLUT for run-time reconfiguration. Ren proposed a
third type of MRAM-based nvLUT named hybrid-LUT2. However, the ROFF/RON of MRAM
is smaller compared with PRAM or RRAM, resulting in less sense margin or larger area due to
serial/parallel magnetic junctions.
Moreover, the first three MRAM nvLUTs have a mismatch in parasitic RC between the selected
path in the multiplexer and the reference path, which may cause nvLUT to fail. For hybrid-
LUT2, the configuration of MRAM cells shares the same decoding circuit with logic operation,
whose inputs may be wired to other logic blocks and cannot be used as the address inputs during
configuration. For RRAM, Sakamoto et al. proposed an nvLUT based on nanobridge. However,
the programming path of nanobridge shares the same multiplexer with the logic path for
selection, making the size of transistors in the multiplexer considerably large to satisfy the reset
voltage for RON. Chen et al. proposed another RRAM-based nvLUT using crossbar array.
However, the sneaking paths inherent in crossbar array bring considerable leakage and poor
sensing margin of only 10 mV. To sum up, none of the previous work has achieved high
reliability against memory and logic variations, low power, high-area efficiency, and low leakage
at the same time.
Disadvantages:
 high parasitic RC mismatch
 high power consumption
Proposed System:
To illustrate the proposed design, a two-input nvLUT is presented, as shown in Fig. 1. The input
count can also be easily extended to six, which is prevailing in current main-stream FPGA
products. The overall architecture of nvLUT consists of an SSAVC, a tree multiplexer (TMUX),
an MRP, a RRAM slice, and a footer transistor. The RRAM slice constitutes of four 1T1R
RRAM cells at the left for configuration and a dummy RRAM cell at the right-most as a
reference resistor.
Fig. 1. Overall architecture of the proposed low-power variation-tolerant nvLUT based on
RRAM.
RRAM as a Configuration Bit and a Reference Resistor
The 1T1R RRAM cell is employed as a configuration bit and a reference resistor to provide
sufficient sense margin, as shown in Fig. 1. Different from crossbar array, a 1T1R RRAM cell
can eliminate the sneaking current and the disturbances during write and read, thus saving power
and acquiring high yield.
Fig. 2. 1T1R RRAM cell integration process and structure. (a) Cross-sectional view. (b)
Schematic.
SSAVC
SSAVC converts the resistance state of RRAM into a rail-to-rail logic voltage. As shown in Fig.
1, transistors M3–M6 constitute of a latch amplifier. Transistors M1 and M2 are used to
precharge the output nodes OUT and OUTB to VDD when CLK is low and transistor MF is used
to initiate the conversion when CLK is high.
MRP
Although trimming Rref by SAWM can help to disabuse the parasitic resistance mismatch
between the selected path in TMUX and the reference path, their parasitic capacitance mismatch
cannot be easily estimated and compensated. The MRP is devised to minimize the parasitic RC
mismatch between the above-mentioned two paths.
Fig. 3(a) and (b) compares the parasitic RC of MRP with P01. And (c) and (d) also gives the
previous reference resistor tree (RRT) and its corresponding RC equivalent circuit.
Fig. 3. Parasitic RC equivalent circuits of (a) P01 and (b) Pref in Fig. 1. (c) Schematic and (d)
parasitic RC equivalent circuit of RRT
Advantages:
 reduce the parasitic RC mismatch
 reduce the power
Software implementation:
 Tanner tools

More Related Content

What's hot

Plc splitter
Plc splitterPlc splitter
Plc splitter
CBO GmbH
 
Analysis of pocket double gate tunnel fet for low stand by power logic circuits
Analysis of pocket double gate tunnel fet for low stand by power logic circuitsAnalysis of pocket double gate tunnel fet for low stand by power logic circuits
Analysis of pocket double gate tunnel fet for low stand by power logic circuits
VLSICS Design
 
Memory base
Memory baseMemory base
Memory base
UdhayaKumar264
 
IRJET- Design of 4th Order Low Pass Filter using Memristive OP-AMPS
IRJET- Design of 4th Order Low Pass Filter using Memristive OP-AMPSIRJET- Design of 4th Order Low Pass Filter using Memristive OP-AMPS
IRJET- Design of 4th Order Low Pass Filter using Memristive OP-AMPS
IRJET Journal
 
samip_2015
samip_2015samip_2015
samip_2015
Samip Kundu
 
Memristors and their potential applications 2012
Memristors and their potential applications 2012Memristors and their potential applications 2012
Memristors and their potential applications 2012
Md Kafiul Islam
 
200 m hz flash adc
200 m hz flash adc200 m hz flash adc
200 m hz flash adc
Vũ Đình
 
Dynamic floating output stage for low power buffer amplifier for lcd application
Dynamic floating output stage for low power buffer amplifier for lcd applicationDynamic floating output stage for low power buffer amplifier for lcd application
Dynamic floating output stage for low power buffer amplifier for lcd application
VLSICS Design
 
DESIGN OF LOW WRITE-POWER CONSUMPTION SRAM CELL BASED ON CNTFET AT 32nm TECHN...
DESIGN OF LOW WRITE-POWER CONSUMPTION SRAM CELL BASED ON CNTFET AT 32nm TECHN...DESIGN OF LOW WRITE-POWER CONSUMPTION SRAM CELL BASED ON CNTFET AT 32nm TECHN...
DESIGN OF LOW WRITE-POWER CONSUMPTION SRAM CELL BASED ON CNTFET AT 32nm TECHN...
VLSICS Design
 

What's hot (9)

Plc splitter
Plc splitterPlc splitter
Plc splitter
 
Analysis of pocket double gate tunnel fet for low stand by power logic circuits
Analysis of pocket double gate tunnel fet for low stand by power logic circuitsAnalysis of pocket double gate tunnel fet for low stand by power logic circuits
Analysis of pocket double gate tunnel fet for low stand by power logic circuits
 
Memory base
Memory baseMemory base
Memory base
 
IRJET- Design of 4th Order Low Pass Filter using Memristive OP-AMPS
IRJET- Design of 4th Order Low Pass Filter using Memristive OP-AMPSIRJET- Design of 4th Order Low Pass Filter using Memristive OP-AMPS
IRJET- Design of 4th Order Low Pass Filter using Memristive OP-AMPS
 
samip_2015
samip_2015samip_2015
samip_2015
 
Memristors and their potential applications 2012
Memristors and their potential applications 2012Memristors and their potential applications 2012
Memristors and their potential applications 2012
 
200 m hz flash adc
200 m hz flash adc200 m hz flash adc
200 m hz flash adc
 
Dynamic floating output stage for low power buffer amplifier for lcd application
Dynamic floating output stage for low power buffer amplifier for lcd applicationDynamic floating output stage for low power buffer amplifier for lcd application
Dynamic floating output stage for low power buffer amplifier for lcd application
 
DESIGN OF LOW WRITE-POWER CONSUMPTION SRAM CELL BASED ON CNTFET AT 32nm TECHN...
DESIGN OF LOW WRITE-POWER CONSUMPTION SRAM CELL BASED ON CNTFET AT 32nm TECHN...DESIGN OF LOW WRITE-POWER CONSUMPTION SRAM CELL BASED ON CNTFET AT 32nm TECHN...
DESIGN OF LOW WRITE-POWER CONSUMPTION SRAM CELL BASED ON CNTFET AT 32nm TECHN...
 

Similar to Low power variation-tolerant nonvolatile lookup table design

Iw2616951698
Iw2616951698Iw2616951698
Iw2616951698
IJERA Editor
 
250nm Technology Based Low Power SRAM Memory
250nm Technology Based Low Power SRAM Memory250nm Technology Based Low Power SRAM Memory
250nm Technology Based Low Power SRAM Memory
iosrjce
 
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
iosrjce
 
MTJ-Based Nonvolatile 9T SRAM Cell
MTJ-Based Nonvolatile 9T SRAM CellMTJ-Based Nonvolatile 9T SRAM Cell
MTJ-Based Nonvolatile 9T SRAM Cell
idescitation
 
Single Ended Schmitt Trigger Based Robust Low Power SRAM Cell
Single Ended Schmitt Trigger Based Robust Low Power SRAM CellSingle Ended Schmitt Trigger Based Robust Low Power SRAM Cell
Single Ended Schmitt Trigger Based Robust Low Power SRAM Cell
Vishwanath Hiremath
 
Kc2517811784
Kc2517811784Kc2517811784
Kc2517811784
IJERA Editor
 
Kc2517811784
Kc2517811784Kc2517811784
Kc2517811784
IJERA Editor
 
IRJET- Design of Energy Efficient 8T SRAM Cell at 90nm Technology
IRJET-  	  Design of Energy Efficient 8T SRAM Cell at 90nm TechnologyIRJET-  	  Design of Energy Efficient 8T SRAM Cell at 90nm Technology
IRJET- Design of Energy Efficient 8T SRAM Cell at 90nm Technology
IRJET Journal
 
Low power flexible_rake_receivers_for_wc
Low power flexible_rake_receivers_for_wcLow power flexible_rake_receivers_for_wc
Low power flexible_rake_receivers_for_wc
Md.Akm Sahansha
 
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
VLSICS Design
 
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
VLSICS Design
 
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
VLSICS Design
 
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
VLSICS Design
 
A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell
A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell
A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell
Ieee Xpert
 
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
IJECEIAES
 
Design of Low Power High Density SRAM Bit Cell
Design of Low Power High Density SRAM Bit CellDesign of Low Power High Density SRAM Bit Cell
Design of Low Power High Density SRAM Bit Cell
IRJET Journal
 
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTSFPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
Editor IJMTER
 
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAMIMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
VLSICS Design
 
Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at D...
Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at D...Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at D...
Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at D...
IDES Editor
 
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
IOSR Journals
 

Similar to Low power variation-tolerant nonvolatile lookup table design (20)

Iw2616951698
Iw2616951698Iw2616951698
Iw2616951698
 
250nm Technology Based Low Power SRAM Memory
250nm Technology Based Low Power SRAM Memory250nm Technology Based Low Power SRAM Memory
250nm Technology Based Low Power SRAM Memory
 
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
 
MTJ-Based Nonvolatile 9T SRAM Cell
MTJ-Based Nonvolatile 9T SRAM CellMTJ-Based Nonvolatile 9T SRAM Cell
MTJ-Based Nonvolatile 9T SRAM Cell
 
Single Ended Schmitt Trigger Based Robust Low Power SRAM Cell
Single Ended Schmitt Trigger Based Robust Low Power SRAM CellSingle Ended Schmitt Trigger Based Robust Low Power SRAM Cell
Single Ended Schmitt Trigger Based Robust Low Power SRAM Cell
 
Kc2517811784
Kc2517811784Kc2517811784
Kc2517811784
 
Kc2517811784
Kc2517811784Kc2517811784
Kc2517811784
 
IRJET- Design of Energy Efficient 8T SRAM Cell at 90nm Technology
IRJET-  	  Design of Energy Efficient 8T SRAM Cell at 90nm TechnologyIRJET-  	  Design of Energy Efficient 8T SRAM Cell at 90nm Technology
IRJET- Design of Energy Efficient 8T SRAM Cell at 90nm Technology
 
Low power flexible_rake_receivers_for_wc
Low power flexible_rake_receivers_for_wcLow power flexible_rake_receivers_for_wc
Low power flexible_rake_receivers_for_wc
 
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
 
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
 
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
 
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
STATIC NOISE MARGIN OPTIMIZED 11NM SHORTED-GATE AND INDEPENDENT-GATE LOW POWE...
 
A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell
A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell
A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell
 
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
 
Design of Low Power High Density SRAM Bit Cell
Design of Low Power High Density SRAM Bit CellDesign of Low Power High Density SRAM Bit Cell
Design of Low Power High Density SRAM Bit Cell
 
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTSFPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
 
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAMIMPLEMENTATION OF LOW POWER ADIABATIC SRAM
IMPLEMENTATION OF LOW POWER ADIABATIC SRAM
 
Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at D...
Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at D...Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at D...
Analysis and Simulation of Sub-threshold Leakage Current in P3 SRAM Cell at D...
 
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
 

More from Ieee Xpert

A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...
Ieee Xpert
 
A cellular network architecture with polynomial weight functions
A cellular network architecture with polynomial weight functions A cellular network architecture with polynomial weight functions
A cellular network architecture with polynomial weight functions
Ieee Xpert
 
Flexible dsp accelerator architecture exploiting carry save arithmetic
Flexible dsp accelerator architecture exploiting carry save arithmeticFlexible dsp accelerator architecture exploiting carry save arithmetic
Flexible dsp accelerator architecture exploiting carry save arithmetic
Ieee Xpert
 
Graph based transistor network generation method for supergate design
Graph based transistor network generation method for supergate designGraph based transistor network generation method for supergate design
Graph based transistor network generation method for supergate design
Ieee Xpert
 
Lut optimization for distributed arithmetic based block least mean square ada...
Lut optimization for distributed arithmetic based block least mean square ada...Lut optimization for distributed arithmetic based block least mean square ada...
Lut optimization for distributed arithmetic based block least mean square ada...
Ieee Xpert
 
High performance nb-ldpc decoder with reduction of message exchange
High performance nb-ldpc decoder with reduction of message exchange High performance nb-ldpc decoder with reduction of message exchange
High performance nb-ldpc decoder with reduction of message exchange
Ieee Xpert
 
High performance pipelined architecture of elliptic curve scalar multiplicati...
High performance pipelined architecture of elliptic curve scalar multiplicati...High performance pipelined architecture of elliptic curve scalar multiplicati...
High performance pipelined architecture of elliptic curve scalar multiplicati...
Ieee Xpert
 
Ieee power electrincs projects 2016 2017 titles mtech
Ieee power electrincs projects  2016 2017 titles mtechIeee power electrincs projects  2016 2017 titles mtech
Ieee power electrincs projects 2016 2017 titles mtech
Ieee Xpert
 

More from Ieee Xpert (8)

A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...
 
A cellular network architecture with polynomial weight functions
A cellular network architecture with polynomial weight functions A cellular network architecture with polynomial weight functions
A cellular network architecture with polynomial weight functions
 
Flexible dsp accelerator architecture exploiting carry save arithmetic
Flexible dsp accelerator architecture exploiting carry save arithmeticFlexible dsp accelerator architecture exploiting carry save arithmetic
Flexible dsp accelerator architecture exploiting carry save arithmetic
 
Graph based transistor network generation method for supergate design
Graph based transistor network generation method for supergate designGraph based transistor network generation method for supergate design
Graph based transistor network generation method for supergate design
 
Lut optimization for distributed arithmetic based block least mean square ada...
Lut optimization for distributed arithmetic based block least mean square ada...Lut optimization for distributed arithmetic based block least mean square ada...
Lut optimization for distributed arithmetic based block least mean square ada...
 
High performance nb-ldpc decoder with reduction of message exchange
High performance nb-ldpc decoder with reduction of message exchange High performance nb-ldpc decoder with reduction of message exchange
High performance nb-ldpc decoder with reduction of message exchange
 
High performance pipelined architecture of elliptic curve scalar multiplicati...
High performance pipelined architecture of elliptic curve scalar multiplicati...High performance pipelined architecture of elliptic curve scalar multiplicati...
High performance pipelined architecture of elliptic curve scalar multiplicati...
 
Ieee power electrincs projects 2016 2017 titles mtech
Ieee power electrincs projects  2016 2017 titles mtechIeee power electrincs projects  2016 2017 titles mtech
Ieee power electrincs projects 2016 2017 titles mtech
 

Recently uploaded

Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan ChartSatta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results
 
Revolutionizing Surface Protection Xlcoatings Nano Based Solutions
Revolutionizing Surface Protection Xlcoatings Nano Based SolutionsRevolutionizing Surface Protection Xlcoatings Nano Based Solutions
Revolutionizing Surface Protection Xlcoatings Nano Based Solutions
Excel coatings
 
20240609_ TJ Communications Credentials.pdf
20240609_ TJ Communications Credentials.pdf20240609_ TJ Communications Credentials.pdf
20240609_ TJ Communications Credentials.pdf
tjcomstrang
 
Stainless Steel Conveyor Manufacturers Chennai
Stainless Steel Conveyor Manufacturers ChennaiStainless Steel Conveyor Manufacturers Chennai
Stainless Steel Conveyor Manufacturers Chennai
ConveyorSystem
 
Sustainable Logistics for Cost Reduction_ IPLTech Electric's Eco-Friendly Tra...
Sustainable Logistics for Cost Reduction_ IPLTech Electric's Eco-Friendly Tra...Sustainable Logistics for Cost Reduction_ IPLTech Electric's Eco-Friendly Tra...
Sustainable Logistics for Cost Reduction_ IPLTech Electric's Eco-Friendly Tra...
IPLTech Electric
 
NewBase 20 June 2024 Energy News issue - 1731 by Khaled Al Awadi_compressed.pdf
NewBase 20 June 2024  Energy News issue - 1731 by Khaled Al Awadi_compressed.pdfNewBase 20 June 2024  Energy News issue - 1731 by Khaled Al Awadi_compressed.pdf
NewBase 20 June 2024 Energy News issue - 1731 by Khaled Al Awadi_compressed.pdf
Khaled Al Awadi
 
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan ChartSatta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results
 
deft. 2024 pricing guide for onboarding
deft.  2024 pricing guide for onboardingdeft.  2024 pricing guide for onboarding
deft. 2024 pricing guide for onboarding
hello960827
 
2024.06 CPMN Cambridge - Beyond Now-Next-Later.pdf
2024.06 CPMN Cambridge - Beyond Now-Next-Later.pdf2024.06 CPMN Cambridge - Beyond Now-Next-Later.pdf
2024.06 CPMN Cambridge - Beyond Now-Next-Later.pdf
Cambridge Product Management Network
 
AI Transformation Playbook: Thinking AI-First for Your Business
AI Transformation Playbook: Thinking AI-First for Your BusinessAI Transformation Playbook: Thinking AI-First for Your Business
AI Transformation Playbook: Thinking AI-First for Your Business
Arijit Dutta
 
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan ChartSatta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results
 
一比一原版(lbs毕业证书)英国伦敦商学院毕业证如何办理
一比一原版(lbs毕业证书)英国伦敦商学院毕业证如何办理一比一原版(lbs毕业证书)英国伦敦商学院毕业证如何办理
一比一原版(lbs毕业证书)英国伦敦商学院毕业证如何办理
eaqmokn
 
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan ChartSatta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results
 
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan ChartSatta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results
 
Pro Tips for Effortless Contract Management
Pro Tips for Effortless Contract ManagementPro Tips for Effortless Contract Management
Pro Tips for Effortless Contract Management
Eternity Paralegal Services
 
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan ChartSatta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results
 
TriStar Gold Corporate Presentation - June 2024
TriStar Gold Corporate Presentation - June 2024TriStar Gold Corporate Presentation - June 2024
TriStar Gold Corporate Presentation - June 2024
Adnet Communications
 
MECE (Mutually Exclusive, Collectively Exhaustive) Principle
MECE (Mutually Exclusive, Collectively Exhaustive) PrincipleMECE (Mutually Exclusive, Collectively Exhaustive) Principle
MECE (Mutually Exclusive, Collectively Exhaustive) Principle
Operational Excellence Consulting
 
L'indice de performance des ports à conteneurs de l'année 2023
L'indice de performance des ports à conteneurs de l'année 2023L'indice de performance des ports à conteneurs de l'année 2023
L'indice de performance des ports à conteneurs de l'année 2023
SPATPortToamasina
 
❽❽❻❼❼❻❻❸❾❻ DPBOSS NET SPBOSS SATTA MATKA RESULT KALYAN MATKA GUESSING FREE KA...
❽❽❻❼❼❻❻❸❾❻ DPBOSS NET SPBOSS SATTA MATKA RESULT KALYAN MATKA GUESSING FREE KA...❽❽❻❼❼❻❻❸❾❻ DPBOSS NET SPBOSS SATTA MATKA RESULT KALYAN MATKA GUESSING FREE KA...
❽❽❻❼❼❻❻❸❾❻ DPBOSS NET SPBOSS SATTA MATKA RESULT KALYAN MATKA GUESSING FREE KA...
essorprof62
 

Recently uploaded (20)

Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan ChartSatta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
 
Revolutionizing Surface Protection Xlcoatings Nano Based Solutions
Revolutionizing Surface Protection Xlcoatings Nano Based SolutionsRevolutionizing Surface Protection Xlcoatings Nano Based Solutions
Revolutionizing Surface Protection Xlcoatings Nano Based Solutions
 
20240609_ TJ Communications Credentials.pdf
20240609_ TJ Communications Credentials.pdf20240609_ TJ Communications Credentials.pdf
20240609_ TJ Communications Credentials.pdf
 
Stainless Steel Conveyor Manufacturers Chennai
Stainless Steel Conveyor Manufacturers ChennaiStainless Steel Conveyor Manufacturers Chennai
Stainless Steel Conveyor Manufacturers Chennai
 
Sustainable Logistics for Cost Reduction_ IPLTech Electric's Eco-Friendly Tra...
Sustainable Logistics for Cost Reduction_ IPLTech Electric's Eco-Friendly Tra...Sustainable Logistics for Cost Reduction_ IPLTech Electric's Eco-Friendly Tra...
Sustainable Logistics for Cost Reduction_ IPLTech Electric's Eco-Friendly Tra...
 
NewBase 20 June 2024 Energy News issue - 1731 by Khaled Al Awadi_compressed.pdf
NewBase 20 June 2024  Energy News issue - 1731 by Khaled Al Awadi_compressed.pdfNewBase 20 June 2024  Energy News issue - 1731 by Khaled Al Awadi_compressed.pdf
NewBase 20 June 2024 Energy News issue - 1731 by Khaled Al Awadi_compressed.pdf
 
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan ChartSatta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
 
deft. 2024 pricing guide for onboarding
deft.  2024 pricing guide for onboardingdeft.  2024 pricing guide for onboarding
deft. 2024 pricing guide for onboarding
 
2024.06 CPMN Cambridge - Beyond Now-Next-Later.pdf
2024.06 CPMN Cambridge - Beyond Now-Next-Later.pdf2024.06 CPMN Cambridge - Beyond Now-Next-Later.pdf
2024.06 CPMN Cambridge - Beyond Now-Next-Later.pdf
 
AI Transformation Playbook: Thinking AI-First for Your Business
AI Transformation Playbook: Thinking AI-First for Your BusinessAI Transformation Playbook: Thinking AI-First for Your Business
AI Transformation Playbook: Thinking AI-First for Your Business
 
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan ChartSatta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
 
一比一原版(lbs毕业证书)英国伦敦商学院毕业证如何办理
一比一原版(lbs毕业证书)英国伦敦商学院毕业证如何办理一比一原版(lbs毕业证书)英国伦敦商学院毕业证如何办理
一比一原版(lbs毕业证书)英国伦敦商学院毕业证如何办理
 
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan ChartSatta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
 
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan ChartSatta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
 
Pro Tips for Effortless Contract Management
Pro Tips for Effortless Contract ManagementPro Tips for Effortless Contract Management
Pro Tips for Effortless Contract Management
 
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan ChartSatta Matka Dpboss Kalyan Matka Results Kalyan Chart
Satta Matka Dpboss Kalyan Matka Results Kalyan Chart
 
TriStar Gold Corporate Presentation - June 2024
TriStar Gold Corporate Presentation - June 2024TriStar Gold Corporate Presentation - June 2024
TriStar Gold Corporate Presentation - June 2024
 
MECE (Mutually Exclusive, Collectively Exhaustive) Principle
MECE (Mutually Exclusive, Collectively Exhaustive) PrincipleMECE (Mutually Exclusive, Collectively Exhaustive) Principle
MECE (Mutually Exclusive, Collectively Exhaustive) Principle
 
L'indice de performance des ports à conteneurs de l'année 2023
L'indice de performance des ports à conteneurs de l'année 2023L'indice de performance des ports à conteneurs de l'année 2023
L'indice de performance des ports à conteneurs de l'année 2023
 
❽❽❻❼❼❻❻❸❾❻ DPBOSS NET SPBOSS SATTA MATKA RESULT KALYAN MATKA GUESSING FREE KA...
❽❽❻❼❼❻❻❸❾❻ DPBOSS NET SPBOSS SATTA MATKA RESULT KALYAN MATKA GUESSING FREE KA...❽❽❻❼❼❻❻❸❾❻ DPBOSS NET SPBOSS SATTA MATKA RESULT KALYAN MATKA GUESSING FREE KA...
❽❽❻❼❼❻❻❸❾❻ DPBOSS NET SPBOSS SATTA MATKA RESULT KALYAN MATKA GUESSING FREE KA...
 

Low power variation-tolerant nonvolatile lookup table design

  • 1. Low-Power Variation-Tolerant Nonvolatile Lookup Table Design Abstract: Emerging nonvolatile memories (NVMs), such as MRAM, PRAM, and RRAM, have been widely investigated to replace SRAM as the configuration bits in field-programmable gate arrays (FPGAs) for high security and instant power ON. However, the variations inherent in NVMs and advanced logic process bring reliability issue to FPGAs. This brief introduces a low-power variation-tolerant nonvolatile lookup table (nvLUT) circuit to overcome the reliability issue. Because of large ROFF/RON, 1T1R RRAM cell provides sufficient sense margin as a configuration bit and a reference resistor. A single-stage sense amplifier with voltage clamp is employed to reduce the power and area without impairing the reliability. Matched reference path is proposed to reduce the parasitic RC mismatch for reliable sensing. Evaluation shows that 22% reduction in delay, 38% reduction in power, and the tolerance of variations of 2.5× typical RON or ROFF in reliability are achieved for proposed nvLUT with six inputs. The proposed architecture of this paper area and power consumption analysis using tanner tool. Enhancement of the project: Changes the parameter for improve the efficiency of the circuit. Existing System: Emerging NVMs, such as MRAM, PRAM, and RRAM, has been verified with better scalability and logic compatibility. Based on the logic-in-memory concept, lookup table, which is the core building block in FPGAs, has been proposed with non-volatility. First, various nonvolatile SRAM (nvSRAM) structures with MRAM and RRAM were proposed to directly replace SRAM in the traditional lookup table to acquire non-volatility. However, the size of nvSRAM cell is remarkably larger than that of SRAM, and the write disturbance is also difficult to avoid for half- select RRAM cells. For MRAM, Suzuki et al. proposed a two-input nonvolatile lookup table (nvLUT) based on MRAM in the current-mode logic for low power. Suzuki et al. also proposed a six-input nvLUT with serial/parallel magnetic junctions to acquire enough sensing margin. Zhao et al. proposed another MRAM-based nvLUT for run-time reconfiguration. Ren proposed a third type of MRAM-based nvLUT named hybrid-LUT2. However, the ROFF/RON of MRAM is smaller compared with PRAM or RRAM, resulting in less sense margin or larger area due to serial/parallel magnetic junctions. Moreover, the first three MRAM nvLUTs have a mismatch in parasitic RC between the selected path in the multiplexer and the reference path, which may cause nvLUT to fail. For hybrid- LUT2, the configuration of MRAM cells shares the same decoding circuit with logic operation, whose inputs may be wired to other logic blocks and cannot be used as the address inputs during configuration. For RRAM, Sakamoto et al. proposed an nvLUT based on nanobridge. However, the programming path of nanobridge shares the same multiplexer with the logic path for
  • 2. selection, making the size of transistors in the multiplexer considerably large to satisfy the reset voltage for RON. Chen et al. proposed another RRAM-based nvLUT using crossbar array. However, the sneaking paths inherent in crossbar array bring considerable leakage and poor sensing margin of only 10 mV. To sum up, none of the previous work has achieved high reliability against memory and logic variations, low power, high-area efficiency, and low leakage at the same time. Disadvantages:  high parasitic RC mismatch  high power consumption Proposed System: To illustrate the proposed design, a two-input nvLUT is presented, as shown in Fig. 1. The input count can also be easily extended to six, which is prevailing in current main-stream FPGA products. The overall architecture of nvLUT consists of an SSAVC, a tree multiplexer (TMUX), an MRP, a RRAM slice, and a footer transistor. The RRAM slice constitutes of four 1T1R RRAM cells at the left for configuration and a dummy RRAM cell at the right-most as a reference resistor. Fig. 1. Overall architecture of the proposed low-power variation-tolerant nvLUT based on RRAM.
  • 3. RRAM as a Configuration Bit and a Reference Resistor The 1T1R RRAM cell is employed as a configuration bit and a reference resistor to provide sufficient sense margin, as shown in Fig. 1. Different from crossbar array, a 1T1R RRAM cell can eliminate the sneaking current and the disturbances during write and read, thus saving power and acquiring high yield. Fig. 2. 1T1R RRAM cell integration process and structure. (a) Cross-sectional view. (b) Schematic. SSAVC SSAVC converts the resistance state of RRAM into a rail-to-rail logic voltage. As shown in Fig. 1, transistors M3–M6 constitute of a latch amplifier. Transistors M1 and M2 are used to precharge the output nodes OUT and OUTB to VDD when CLK is low and transistor MF is used to initiate the conversion when CLK is high. MRP Although trimming Rref by SAWM can help to disabuse the parasitic resistance mismatch between the selected path in TMUX and the reference path, their parasitic capacitance mismatch cannot be easily estimated and compensated. The MRP is devised to minimize the parasitic RC mismatch between the above-mentioned two paths. Fig. 3(a) and (b) compares the parasitic RC of MRP with P01. And (c) and (d) also gives the previous reference resistor tree (RRT) and its corresponding RC equivalent circuit.
  • 4. Fig. 3. Parasitic RC equivalent circuits of (a) P01 and (b) Pref in Fig. 1. (c) Schematic and (d) parasitic RC equivalent circuit of RRT Advantages:  reduce the parasitic RC mismatch  reduce the power Software implementation:  Tanner tools