The document describes a many-core processor chip architecture with multiple compute nodes arranged in a two-dimensional grid connected by an on-chip network. Each compute node contains a processor core and local memory. The nodes communicate through the on-chip network using point-to-point message passing. The document discusses challenges in programming such a massively parallel many-core architecture due to the distributed on-chip memory and need for explicit data transfers between nodes.