In order to keep electronic world properly PLL plays a very important role. Designing of low
phase noise and less jittery PLL in generation of clock signals is an important task. Clock signals
are required for providing reference timing to electrical system and also to ICs. So in this paper
PLL is designed with improved Phase noise and also jitter. Where such types of design is
important when sophisticated timing requirements are needed to provide synchronization and
distribution of clocks like in ADC, DAC, high speed networking, medical imaging systems. The
clock signal’s quality depends upon jitter and phase noise. An ideal clock source has zero phase
noise and jitter but in reality it has some modulated phase noise. This modulated phase noise
spreads the power to the adjacent frequencies, hence produces noise sidebands. The phase noise
is typically frequency domain analysis which is expressed in terms of dBc/Hz measured at offset
frequency with respect to ideal clock frequency. The low phase noise is important factor mainly
in RF and ADC applications. In RF wireless high speed applications, increased PN will leads to
channel to channel interference, attenuates quality of signal. In ADC, increased PN limits the
SNR and data converter’s equivalent no. of bits (ENOB). Jitter is time domain meas
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
An important task for a digital communications receiver is to remove any frequency/phase offsets that might exist between the transmitter and receiver oscillators. The use of a Phase Locked Loop enables the receiver to adaptively track and remove frequency/phase offsets. The pll consists of loop filter, VCO and amplifier. The paper describes the designing of this loop filter using CMOS. The use of this element reduces cost drastically and has a good response. An experiment was conducted through this component which provided better result. The main advantage of designing low pass filter by CMOS is that it offers improvements in design simplicity and programmability when compared to op-amp based structures as well as reduced component count. It has high noise immunity and low static power consumption. Hence the overall efficiency increases as well producing the desired effect.
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...elelijjournal
The design and experimental verification of a low phase noise phase locked loop (PLL) frequency synthesizer using Peregrine’s PE83336 IC is presented. This PLL is used as frequency synthesizer which generates stable and low phase noise signal for space applications. A stable reference frequency of 22.8MHz is provided to the PLL through a temperature compensated crystal oscillator (TCXO). Experimental results of the PLL frequency synthesizer shows the excellent performance achieved at Xband. The PLL model implemented with frequency resolution of 5.8MHz, and phase noise better than -
81dBc/Hz @ 1 kHz offset at X-band. The complete model is fabricated on RT-duroid 6010 substrate
This independent study project report describes the design of a digitally tunable lowpass-notch filter for brain signal measurement applications. A fifth-order elliptic filter combines lowpass and notch filtering functionality to remove powerline interference at 60Hz while passing brain signals from 1-40Hz. The notch frequency is tuned digitally by connecting extra capacitors in parallel with switches controlled by a microcontroller. Simulation and measurement results demonstrate the filter's performance and ability to tune the notch frequency digitally. Future work involves implementing automatic calibration of the notch frequency through on-chip digital circuits.
This document describes the VLSI implementation of a fractional-N phase locked loop (PLL) frequency synthesizer using 45nm technology. It discusses the design and simulation of the key PLL components including the phase detector, loop filter, voltage controlled oscillator, and sigma-delta modulator. The layout of the overall fractional-N PLL integrated circuit is presented, which consists of 23 NMOS and 23 PMOS transistors. Simulation results show the PLL locks onto an output frequency of 2.5GHz while consuming only 53.239μwatts of power.
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency SynthesizerIDES Editor
This document presents a design for an all-digital phase locked loop (ADPLL) frequency synthesizer to reduce spurs in an MB-OFDM UWB system. The proposed design replaces an analog PLL with an ADPLL composed of fully digital components. It includes a phase frequency detector, time-to-digital converter, digitally controlled oscillator, and frequency divider. Simulation results show the ADPLL locks the reference clock frequency and reduces spurs through multiplexing and mixing stages. The ADPLL approach overcomes limitations of analog PLL designs and allows for lower power consumption and reduced noise compared to traditional analog implementations.
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...IJERA Editor
As technology scales into the nanometer regime leakage current, active power, delay and area are becoming important metric for the analysis and design of complex circuits. The main concern in mobile and battery based systems are leakage current and power dissipation. A transistor resizing approach for 10 transistor single bit full adder cells is used to determine optimal sleep transistor size which reduces power dissipation and leakage current. A submicron level 10-transistor single bit full adder cell is considered to achieve low leakage current, reduced power dissipation and high speed. In this paper initially 10T full adder cell is designed with submicron technique and later this is employed to design an ALU adder unit. The modified ALU is simulated and synthesized successfully on cadence 180nm technology.
Implementation of Simple Wireless NetworkNiko Simon
End of course project where students were given free rein to explore wireless concepts through analysis of theory and hardware builds. The transmitter sends a Morse code audio signal which is then outputted by the receiver. Test of Morse code output: https://youtu.be/-06qOH7lYCg
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
An important task for a digital communications receiver is to remove any frequency/phase offsets that might exist between the transmitter and receiver oscillators. The use of a Phase Locked Loop enables the receiver to adaptively track and remove frequency/phase offsets. The pll consists of loop filter, VCO and amplifier. The paper describes the designing of this loop filter using CMOS. The use of this element reduces cost drastically and has a good response. An experiment was conducted through this component which provided better result. The main advantage of designing low pass filter by CMOS is that it offers improvements in design simplicity and programmability when compared to op-amp based structures as well as reduced component count. It has high noise immunity and low static power consumption. Hence the overall efficiency increases as well producing the desired effect.
Design and implementation of pll frequency synthesizer using pe3336 ic for ir...elelijjournal
The design and experimental verification of a low phase noise phase locked loop (PLL) frequency synthesizer using Peregrine’s PE83336 IC is presented. This PLL is used as frequency synthesizer which generates stable and low phase noise signal for space applications. A stable reference frequency of 22.8MHz is provided to the PLL through a temperature compensated crystal oscillator (TCXO). Experimental results of the PLL frequency synthesizer shows the excellent performance achieved at Xband. The PLL model implemented with frequency resolution of 5.8MHz, and phase noise better than -
81dBc/Hz @ 1 kHz offset at X-band. The complete model is fabricated on RT-duroid 6010 substrate
This independent study project report describes the design of a digitally tunable lowpass-notch filter for brain signal measurement applications. A fifth-order elliptic filter combines lowpass and notch filtering functionality to remove powerline interference at 60Hz while passing brain signals from 1-40Hz. The notch frequency is tuned digitally by connecting extra capacitors in parallel with switches controlled by a microcontroller. Simulation and measurement results demonstrate the filter's performance and ability to tune the notch frequency digitally. Future work involves implementing automatic calibration of the notch frequency through on-chip digital circuits.
This document describes the VLSI implementation of a fractional-N phase locked loop (PLL) frequency synthesizer using 45nm technology. It discusses the design and simulation of the key PLL components including the phase detector, loop filter, voltage controlled oscillator, and sigma-delta modulator. The layout of the overall fractional-N PLL integrated circuit is presented, which consists of 23 NMOS and 23 PMOS transistors. Simulation results show the PLL locks onto an output frequency of 2.5GHz while consuming only 53.239μwatts of power.
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency SynthesizerIDES Editor
This document presents a design for an all-digital phase locked loop (ADPLL) frequency synthesizer to reduce spurs in an MB-OFDM UWB system. The proposed design replaces an analog PLL with an ADPLL composed of fully digital components. It includes a phase frequency detector, time-to-digital converter, digitally controlled oscillator, and frequency divider. Simulation results show the ADPLL locks the reference clock frequency and reduces spurs through multiplexing and mixing stages. The ADPLL approach overcomes limitations of analog PLL designs and allows for lower power consumption and reduced noise compared to traditional analog implementations.
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...IJERA Editor
As technology scales into the nanometer regime leakage current, active power, delay and area are becoming important metric for the analysis and design of complex circuits. The main concern in mobile and battery based systems are leakage current and power dissipation. A transistor resizing approach for 10 transistor single bit full adder cells is used to determine optimal sleep transistor size which reduces power dissipation and leakage current. A submicron level 10-transistor single bit full adder cell is considered to achieve low leakage current, reduced power dissipation and high speed. In this paper initially 10T full adder cell is designed with submicron technique and later this is employed to design an ALU adder unit. The modified ALU is simulated and synthesized successfully on cadence 180nm technology.
Implementation of Simple Wireless NetworkNiko Simon
End of course project where students were given free rein to explore wireless concepts through analysis of theory and hardware builds. The transmitter sends a Morse code audio signal which is then outputted by the receiver. Test of Morse code output: https://youtu.be/-06qOH7lYCg
This document discusses tracking in receivers. It describes that tracking is the process where the local oscillator frequency follows the signal frequency to maintain the correct intermediate frequency. It explains two types of tracking: two-point tracking using a padder or trimmer capacitor, and three-point tracking which combines both. The purpose of tracking is to minimize any error between the local oscillator and signal frequencies.
Design And Develop A 88-108MHz 3.5W FM TransmitterRamin
This document outlines the design and development of an 88-108MHz 3.5W FM transmitter. It discusses designing transmitters, FM and AM modulation techniques, and the use of class C power amplifiers. The class C amplifier is biased at cutoff and only conducts brief pulses, but when used with a resonant tank circuit, can efficiently generate radio frequencies. The document details the circuit design, which includes an audio preamplifier, FM modulator and oscillator, and class C power amplifier to transmit signals between 88-108MHz at 3.5 watts of power. Antennas including dipole and Yagi designs are also mentioned for transmitting the FM signal over an 8km range.
The document describes implementing a wireless remote control using radio frequency modules interfaced with a microcontroller. It discusses:
1) Using asynchronous mode of the USART to interface an RF transmitter and receiver module with a microcontroller.
2) The hardware components of the RF transmitter and receiver modules including specifications and pin connections.
3) How to interface the transmitter module with a PIC microcontroller by initializing registers like TXSTA and SPBRG to set the baud rate and enable transmission.
4) How the transmitter transmits data by moving it to the TXREG and checking the TXIF flag to indicate when the next data can be sent.
5) How to interface the receiver module
Power line carrier communication uses high voltage transmission lines to transmit speech, data, and protection signals. It involves impedance matching transformers to isolate communication equipment from high voltages on transmission lines. Single sideband modulation is used with a 4 kHz spacing to transmit signals efficiently. ABB makes line matching units and ETL terminals that are used in power line carrier communication. ETL terminals can transmit multiple channels and use modulation schemes like single sideband suppressed carrier. NSK-5 modems and NSD50 teleprotection devices interface with ETL terminals to provide telecontrol and carrier protection functions.
A high speed low power consumption d flip flop for high speed phase frequency...IAEME Publication
Phase Frequency Detector (PFD) and Frequency divider are indispensable modules of PLL,
which uses D flip-flop as an integral part. This paper focus on design of High-Speed, Low Power
Consumption D Flip-Flop for High Speed Phase Frequency Detector and Frequency divider. The
designed Frequency divider has been used in the divider counter of the phase locked loop. A divide
counter is required in the feedback loop to scales down the frequency of the VCO output signal. The
conventional and proposed D-Flip flop has been designed in UMC 180nm CMOS Technology with
supply voltage 1.8 using CADENCE spectre tool. Virtuoso Analog Design Environment tool of
Cadence have used to design and simulate schematic. This work has been used in the design of 2.4
GHz CMOS PLL targeting Frequency Multiplier application. The proposed D flip flop circuit is
faster than the conventional circuit as it has fast reset operation. The circuit consumes less power as
it prevents short circuit power consumption.
A new low noise amplifier (LNA) has been designed using an enhancement mode pseudomorphic high electron mobility transistor (PHEMT) process. The LNA has an integrated bypass-mitigated switch and can switch between high and low linearity modes using direct CMOS logic control. In high linearity mode, the LNA draws more current and provides higher gain, lower noise figure, and better IP3 and IIP3. In low linearity mode, the LNA draws less current while maintaining good performance. The LNA bypass-mitigated switch introduces low insertion loss and maintains a good match between the LNA and preceding components in all modes. Measurements show the LNA meets requirements for wireless applications up to 6
1. TRF receivers had all RF stages simultaneously tuned to the received frequency before detection. This made tracking between stages difficult and resulted in wider bandwidths at higher frequencies.
2. Superheterodyne receivers mix the received signal with a local oscillator signal to produce an intermediate frequency (IF) signal, which is then amplified. This allows easier tracking between stages and keeps the bandwidth constant regardless of frequency.
3. Integrating entire radio receivers onto a single chip is limited by the bandwidth of electronic components, which is narrower than that of optical components. All-optical networks using technologies like optical pulse generation and modulation could enable much higher speed networks.
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERSIJMEJournal1
This document summarizes the design and analysis of a phase locked loop (PLL) circuit simulated in 0.18μm CMOS technology. Key components of the PLL include a phase frequency detector, charge pump, current starved voltage controlled oscillator, and feedback divider. Simulation results show the PLL achieves locking within 100 clock cycles and successfully operates at 1.55GHz with very low jitter of 1.09ns and phase noise of -98.58dBc at 1MHz offset. The PLL circuit draws 6.92mW of power.
This chapter discusses radio transmitters and their components. It begins with an overview of transmitter fundamentals, including the basic requirements of carrier generation, modulation, power amplification, and impedance matching. It then covers various carrier generation methods using crystal oscillators, frequency synthesizers, and direct digital synthesis. The chapter also examines the three main types of power amplifiers: linear, Class C, and switching. Linear amplifiers accurately amplify signals, while Class C and switching amplifiers are more efficient but introduce distortion that requires additional circuitry. The chapter provides examples of typical circuits used for buffering, pushing, pulling, and broadening the bandwidth of radio transmitter signals.
Passive Intermodulation (PIM) distortion is a growing concern for telecommunication network operators. They have to cope with limited bandwidths and at the same time, with highest data demand of their subscribers. Learn more about PIM, its causes and measuring.
The document describes experiments performed on time division multiplexing, pulse code modulation, differential pulse code modulation, delta modulation, frequency shift keying, and differential phase shift keying. The experiments aim to study the principles and characteristics of these digital communication techniques by using equipment like multiplexing/demultiplexing trainer kits, PCM modulator and demodulator kits, and oscilloscopes. The procedures involve applying input signals, observing the output waveforms on oscilloscopes, and analyzing the effects of varying signal parameters.
This document describes the design and implementation of a digital AM radio receiver using the TDA1072 IC. The key components are:
1. An AM radio circuit using the TDA1072 IC for demodulation, amplification and other functions.
2. A frequency synthesizer using a phase locked loop and programmable divider to enable digital tuning between radio stations from 535-1605 kHz.
3. A microcontroller that controls the frequency synthesizer and displays the received frequency and signal strength on an LCD screen.
This document describes the design of a wireless audio transmitter for a TV using infrared transmission. The circuit allows watching TV late at night without disturbing others. It uses an IR transmitter connected to the TV's audio output to transmit the audio signal, and an IR receiver connected to a headphone to receive the signal. The circuit uses transistors, resistors, capacitors, and an IR transmitter and receiver module. It has advantages like low cost, low power consumption, and allowing quiet late-night TV viewing without disturbing others.
Design procedures of bipolar low noise amplifier at radio frequency using s p...mohamed albanna
This document describes the design procedures for an RF bipolar low noise amplifier using S-parameters. It involves selecting a transistor, determining the DC bias point, checking for stability, and designing the input and output matching networks. The procedures are demonstrated through the design of an amplifier using an Infineon BFP640 transistor. Key steps include choosing the transistor based on specifications, examining its data sheet parameters, simulating the DC transfer characteristics to determine the bias point, and considering biasing for gain and noise performance.
The document summarizes key components and concepts in AM radio receivers. It discusses AM demodulators like envelope detectors and product detectors used to recover the audio signal. It also describes the tuned radio frequency (TRF) receiver as the earliest design, and the superheterodyne receiver which overcomes TRF limitations by down-converting the RF signal to an intermediate frequency for amplification and detection. Key receiver parameters like selectivity, sensitivity, bandwidth and dynamic range are also defined which evaluate a receiver's performance.
The document discusses an RFID reader module and its interface with a microcontroller. It explains that the RFID reader module uses MAX232 voltage converters to interface with the microcontroller as it operates at a different voltage level. Alternatively, the RFID reader can interface directly with the microcontroller by eliminating the MAX232 converters. It also provides the pin diagrams and explanations of the RFID reader module and an RF transmitter/receiver module.
DESIGN AND CONSTRUCTION OF A 50W COLOUR TELEVISION TRANSMITTERAjinihi Ebenezer
This document discusses the design and construction of a 50W colour television transmitter by Ajinhi Ebenezer Oluwadare. It begins with an introduction and objectives. The literature review covers previous studies on television transmission development from early mechanical systems to digital formats. It also discusses relevant theories like Ohm's law, Lenz's law and Faraday's law of electromagnetic induction. The document then presents the design methodology which includes calculations for various stages of the transmitter circuit. It concludes with testing, results, discussion, and recommendations for future work.
The document discusses wired communication switching and transmission in landline phones. It describes the main units in a telephone exchange switch room, including the CSN, SMC, SMT, SMA and SMX. It also discusses optical fiber transmission between exchanges, including the use of transmitters, receivers, splicing techniques and transmission sequence between exchanges through PCM cables, DSTs and STMs.
Advanced Verification Methodology for Complex System on Chip VerificationVLSICS Design
This document describes an advanced verification methodology for complex system on chip verification. Key aspects of the methodology include:
1. Using constructs like sequencers, virtual sequencers, configuration databases, and channels to enable code reuse and reduce time to market.
2. Developing a reusable test bench architecture with components like drivers, monitors, agents, and an environment class.
3. Implementing a coverage-driven verification approach using phases like build, connect, end-of-elaboration, and run, along with self-checking scoreboards.
4. Applying the methodology resulted in 95% code coverage for verifying a communication system on chip design, with the methodology taking less time than alternatives like system
Performance analysis of gated ring oscillator designed for audio frequency ra...VLSICS Design
This paper presents performance analysis of Gated Ring Oscillator (GRO). Proposed GRO is designed to
employ in implementation of Time to Digital Converter (TDC) block of Asynchronous ADC. For an audio
frequency range ADC, minimum GRO stages are designed using asynchronous technique. So leads to
reduced area and power. Compared to conventional Ring Oscillator (RO), we avoided to employ the gated
clock; to evade clock design related problems like jitter, additional area and power. Instead we preferred
gating of ring oscillator itself. Consequently during sleep mode, GRO disables automatically which saves
the dynamic power. Furthermore it also provides first order noise shaping of the quantization and
mismatch noise. Proposed GRO is implemented with 0.18μm CMOS Digital Technology in Cadence
Virtuso environment. GRO performance analysis shows oscillation frequency as 286 KHz with 327ps jitter
and average power consumption of 1.08μW
Design and implementation of 4 t, 3t and 3t1d dram cell design on 32 nm techn...VLSICS Design
In this paper average power consumption, write access time, read access time and retention time of dram
cell designs have been analyzed for the nano-meter scale memories. Many modern day processors use
dram cell for on chip data and program memory storage. The major power in dram is the off state leakage
current. Improving on the power efficiency of a dram cell is critical for the improvement in average power
consumption of the overall system. 3T dram cell, 4T dram and 3T1D DRAM cells are designed with the
schematic design technique and their average power consumption are compared using TANNER EDA tool
.average power consumption, write access time, read access time and retention time of 4T, 3T dram and
3T1D DRAM cell are simulated and compared on 32 nm technology
This document discusses tracking in receivers. It describes that tracking is the process where the local oscillator frequency follows the signal frequency to maintain the correct intermediate frequency. It explains two types of tracking: two-point tracking using a padder or trimmer capacitor, and three-point tracking which combines both. The purpose of tracking is to minimize any error between the local oscillator and signal frequencies.
Design And Develop A 88-108MHz 3.5W FM TransmitterRamin
This document outlines the design and development of an 88-108MHz 3.5W FM transmitter. It discusses designing transmitters, FM and AM modulation techniques, and the use of class C power amplifiers. The class C amplifier is biased at cutoff and only conducts brief pulses, but when used with a resonant tank circuit, can efficiently generate radio frequencies. The document details the circuit design, which includes an audio preamplifier, FM modulator and oscillator, and class C power amplifier to transmit signals between 88-108MHz at 3.5 watts of power. Antennas including dipole and Yagi designs are also mentioned for transmitting the FM signal over an 8km range.
The document describes implementing a wireless remote control using radio frequency modules interfaced with a microcontroller. It discusses:
1) Using asynchronous mode of the USART to interface an RF transmitter and receiver module with a microcontroller.
2) The hardware components of the RF transmitter and receiver modules including specifications and pin connections.
3) How to interface the transmitter module with a PIC microcontroller by initializing registers like TXSTA and SPBRG to set the baud rate and enable transmission.
4) How the transmitter transmits data by moving it to the TXREG and checking the TXIF flag to indicate when the next data can be sent.
5) How to interface the receiver module
Power line carrier communication uses high voltage transmission lines to transmit speech, data, and protection signals. It involves impedance matching transformers to isolate communication equipment from high voltages on transmission lines. Single sideband modulation is used with a 4 kHz spacing to transmit signals efficiently. ABB makes line matching units and ETL terminals that are used in power line carrier communication. ETL terminals can transmit multiple channels and use modulation schemes like single sideband suppressed carrier. NSK-5 modems and NSD50 teleprotection devices interface with ETL terminals to provide telecontrol and carrier protection functions.
A high speed low power consumption d flip flop for high speed phase frequency...IAEME Publication
Phase Frequency Detector (PFD) and Frequency divider are indispensable modules of PLL,
which uses D flip-flop as an integral part. This paper focus on design of High-Speed, Low Power
Consumption D Flip-Flop for High Speed Phase Frequency Detector and Frequency divider. The
designed Frequency divider has been used in the divider counter of the phase locked loop. A divide
counter is required in the feedback loop to scales down the frequency of the VCO output signal. The
conventional and proposed D-Flip flop has been designed in UMC 180nm CMOS Technology with
supply voltage 1.8 using CADENCE spectre tool. Virtuoso Analog Design Environment tool of
Cadence have used to design and simulate schematic. This work has been used in the design of 2.4
GHz CMOS PLL targeting Frequency Multiplier application. The proposed D flip flop circuit is
faster than the conventional circuit as it has fast reset operation. The circuit consumes less power as
it prevents short circuit power consumption.
A new low noise amplifier (LNA) has been designed using an enhancement mode pseudomorphic high electron mobility transistor (PHEMT) process. The LNA has an integrated bypass-mitigated switch and can switch between high and low linearity modes using direct CMOS logic control. In high linearity mode, the LNA draws more current and provides higher gain, lower noise figure, and better IP3 and IIP3. In low linearity mode, the LNA draws less current while maintaining good performance. The LNA bypass-mitigated switch introduces low insertion loss and maintains a good match between the LNA and preceding components in all modes. Measurements show the LNA meets requirements for wireless applications up to 6
1. TRF receivers had all RF stages simultaneously tuned to the received frequency before detection. This made tracking between stages difficult and resulted in wider bandwidths at higher frequencies.
2. Superheterodyne receivers mix the received signal with a local oscillator signal to produce an intermediate frequency (IF) signal, which is then amplified. This allows easier tracking between stages and keeps the bandwidth constant regardless of frequency.
3. Integrating entire radio receivers onto a single chip is limited by the bandwidth of electronic components, which is narrower than that of optical components. All-optical networks using technologies like optical pulse generation and modulation could enable much higher speed networks.
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERSIJMEJournal1
This document summarizes the design and analysis of a phase locked loop (PLL) circuit simulated in 0.18μm CMOS technology. Key components of the PLL include a phase frequency detector, charge pump, current starved voltage controlled oscillator, and feedback divider. Simulation results show the PLL achieves locking within 100 clock cycles and successfully operates at 1.55GHz with very low jitter of 1.09ns and phase noise of -98.58dBc at 1MHz offset. The PLL circuit draws 6.92mW of power.
This chapter discusses radio transmitters and their components. It begins with an overview of transmitter fundamentals, including the basic requirements of carrier generation, modulation, power amplification, and impedance matching. It then covers various carrier generation methods using crystal oscillators, frequency synthesizers, and direct digital synthesis. The chapter also examines the three main types of power amplifiers: linear, Class C, and switching. Linear amplifiers accurately amplify signals, while Class C and switching amplifiers are more efficient but introduce distortion that requires additional circuitry. The chapter provides examples of typical circuits used for buffering, pushing, pulling, and broadening the bandwidth of radio transmitter signals.
Passive Intermodulation (PIM) distortion is a growing concern for telecommunication network operators. They have to cope with limited bandwidths and at the same time, with highest data demand of their subscribers. Learn more about PIM, its causes and measuring.
The document describes experiments performed on time division multiplexing, pulse code modulation, differential pulse code modulation, delta modulation, frequency shift keying, and differential phase shift keying. The experiments aim to study the principles and characteristics of these digital communication techniques by using equipment like multiplexing/demultiplexing trainer kits, PCM modulator and demodulator kits, and oscilloscopes. The procedures involve applying input signals, observing the output waveforms on oscilloscopes, and analyzing the effects of varying signal parameters.
This document describes the design and implementation of a digital AM radio receiver using the TDA1072 IC. The key components are:
1. An AM radio circuit using the TDA1072 IC for demodulation, amplification and other functions.
2. A frequency synthesizer using a phase locked loop and programmable divider to enable digital tuning between radio stations from 535-1605 kHz.
3. A microcontroller that controls the frequency synthesizer and displays the received frequency and signal strength on an LCD screen.
This document describes the design of a wireless audio transmitter for a TV using infrared transmission. The circuit allows watching TV late at night without disturbing others. It uses an IR transmitter connected to the TV's audio output to transmit the audio signal, and an IR receiver connected to a headphone to receive the signal. The circuit uses transistors, resistors, capacitors, and an IR transmitter and receiver module. It has advantages like low cost, low power consumption, and allowing quiet late-night TV viewing without disturbing others.
Design procedures of bipolar low noise amplifier at radio frequency using s p...mohamed albanna
This document describes the design procedures for an RF bipolar low noise amplifier using S-parameters. It involves selecting a transistor, determining the DC bias point, checking for stability, and designing the input and output matching networks. The procedures are demonstrated through the design of an amplifier using an Infineon BFP640 transistor. Key steps include choosing the transistor based on specifications, examining its data sheet parameters, simulating the DC transfer characteristics to determine the bias point, and considering biasing for gain and noise performance.
The document summarizes key components and concepts in AM radio receivers. It discusses AM demodulators like envelope detectors and product detectors used to recover the audio signal. It also describes the tuned radio frequency (TRF) receiver as the earliest design, and the superheterodyne receiver which overcomes TRF limitations by down-converting the RF signal to an intermediate frequency for amplification and detection. Key receiver parameters like selectivity, sensitivity, bandwidth and dynamic range are also defined which evaluate a receiver's performance.
The document discusses an RFID reader module and its interface with a microcontroller. It explains that the RFID reader module uses MAX232 voltage converters to interface with the microcontroller as it operates at a different voltage level. Alternatively, the RFID reader can interface directly with the microcontroller by eliminating the MAX232 converters. It also provides the pin diagrams and explanations of the RFID reader module and an RF transmitter/receiver module.
DESIGN AND CONSTRUCTION OF A 50W COLOUR TELEVISION TRANSMITTERAjinihi Ebenezer
This document discusses the design and construction of a 50W colour television transmitter by Ajinhi Ebenezer Oluwadare. It begins with an introduction and objectives. The literature review covers previous studies on television transmission development from early mechanical systems to digital formats. It also discusses relevant theories like Ohm's law, Lenz's law and Faraday's law of electromagnetic induction. The document then presents the design methodology which includes calculations for various stages of the transmitter circuit. It concludes with testing, results, discussion, and recommendations for future work.
The document discusses wired communication switching and transmission in landline phones. It describes the main units in a telephone exchange switch room, including the CSN, SMC, SMT, SMA and SMX. It also discusses optical fiber transmission between exchanges, including the use of transmitters, receivers, splicing techniques and transmission sequence between exchanges through PCM cables, DSTs and STMs.
Advanced Verification Methodology for Complex System on Chip VerificationVLSICS Design
This document describes an advanced verification methodology for complex system on chip verification. Key aspects of the methodology include:
1. Using constructs like sequencers, virtual sequencers, configuration databases, and channels to enable code reuse and reduce time to market.
2. Developing a reusable test bench architecture with components like drivers, monitors, agents, and an environment class.
3. Implementing a coverage-driven verification approach using phases like build, connect, end-of-elaboration, and run, along with self-checking scoreboards.
4. Applying the methodology resulted in 95% code coverage for verifying a communication system on chip design, with the methodology taking less time than alternatives like system
Performance analysis of gated ring oscillator designed for audio frequency ra...VLSICS Design
This paper presents performance analysis of Gated Ring Oscillator (GRO). Proposed GRO is designed to
employ in implementation of Time to Digital Converter (TDC) block of Asynchronous ADC. For an audio
frequency range ADC, minimum GRO stages are designed using asynchronous technique. So leads to
reduced area and power. Compared to conventional Ring Oscillator (RO), we avoided to employ the gated
clock; to evade clock design related problems like jitter, additional area and power. Instead we preferred
gating of ring oscillator itself. Consequently during sleep mode, GRO disables automatically which saves
the dynamic power. Furthermore it also provides first order noise shaping of the quantization and
mismatch noise. Proposed GRO is implemented with 0.18μm CMOS Digital Technology in Cadence
Virtuso environment. GRO performance analysis shows oscillation frequency as 286 KHz with 327ps jitter
and average power consumption of 1.08μW
Design and implementation of 4 t, 3t and 3t1d dram cell design on 32 nm techn...VLSICS Design
In this paper average power consumption, write access time, read access time and retention time of dram
cell designs have been analyzed for the nano-meter scale memories. Many modern day processors use
dram cell for on chip data and program memory storage. The major power in dram is the off state leakage
current. Improving on the power efficiency of a dram cell is critical for the improvement in average power
consumption of the overall system. 3T dram cell, 4T dram and 3T1D DRAM cells are designed with the
schematic design technique and their average power consumption are compared using TANNER EDA tool
.average power consumption, write access time, read access time and retention time of 4T, 3T dram and
3T1D DRAM cell are simulated and compared on 32 nm technology
A 20 gbs injection locked clock and data recovery circuitVLSICS Design
This paper presents a 20 Gb/s injection-locked clock and data recovery (CDR) circuit for burst mode
applications. Utilizing a half rate injection-locked oscillator (ILO) in the proposed CDR circuit leads to
higher speed operation and lower power consumption. In addition, to accommodate process, voltage, and
temperature (PVT) variations and to increase the lock range, a frequency locked loop is proposed to use in
this circuit. The circuit is designed in 0.18 μm CMOS and the simulations for 27-1 pseudo random bit
sequence (PRBS) show that the circuit consumes 55.3 mW at 20 Gb/s, while the recovered clock rms jitter
is 1.1 ps
A charge recycling three phase dual rail pre charge logic based flip-flopVLSICS Design
This document presents a charge recycling three-phase dual-rail pre-charge logic (CRTDPL) flip-flop design that aims to lower power consumption compared to traditional three-phase dual-rail pre-charge logic (TDPL). The CRTDPL inverter recycles charge stored at one output node during evaluation to partially charge the other output node in pre-charge, lowering power drawn from the supply. Simulation results show the CRTDPL inverter consumes up to 60% less power than a TDPL inverter. A CRTDPL flip-flop was also designed using two CRTDPL inverters and tested, showing around 50% lower power consumption than a TDPL flip
A low power front end analog multiplexing unit for 12 lead ecg signal acquisi...VLSICS Design
The design of CMOS analog circuitry for acquiring 12 lead ECG is presented. The existing methods
employ separate multiplexers and associated circuitry for signal acquisition operating at typical voltage of
± 5V. The proposed system employs dynamic threshold logic to achieve low power, wide dynamic range
good linearity with a supply voltage of 0.4V. The power dissipation obtained was 22.12μW. Utilizing the
dynamic threshold logic the proposed circuitry is implemented with 0.18μm CMOS technology. This ECG
signal processor is highly suitable for wearable applications of long term cardiac monitoring.
Comparative Design of Regular Structured Modified Booth MultiplierVLSICS Design
Multiplication is a crucial function and plays a vital role for practically any DSP system. Several DSP
algorithms require different types of multiplications, specifically modified booth multiplication algorithm.
In this paper, a simple approach is proposed for generating last partial product row for reducing extra
sign (negative bit) bit to achieve more regular structure. As compared to the conventional multipliers these
proposed modified Booth’s multipliers can achieve improved reduction in area 5.9%, power 3.2%, and
delay 0.5% for 8 x 8 multipliers. We can also observe that achievable improvement for 16 x 16 multiplier
in area, power, delay are 4.0%, 2.3%, 0.3% respectively. These multipliers are implemented using verilog
HDL and synthesized by using synopsis design compiler with an Artisan TSMC 90nm Technology
Fpga based efficient multiplier for image processing applications using recur...VLSICS Design
The Digital Image processing applications like medical imaging, satellite imaging, Biometric trait images
etc., rely on multipliers to improve the quality of image. However, existing multiplication techniques
introduce errors in the output with consumption of more time, hence error free high speed multipliers has
to be designed. In this paper we propose FPGA based Recursive Error Free Mitchell Log Multiplier
(REFMLM) for image Filters. The 2x2 error free Mitchell log multiplier is designed with zero error by
introducing error correction term is used in higher order Karastuba-Ofman Multiplier (KOM)
Architectures. The higher order KOM multipliers is decomposed into number of lower order multipliers
using radix 2 till basic multiplier block of order 2x2 which is designed by error free Mitchell log multiplier.
The 8x8 REFMLM is tested for Gaussian filter to remove noise in fingerprint image. The Multiplier is
synthesized using Spartan 3 FPGA family device XC3S1500-5fg320. It is observed that the performance
parameters such as area utilization, speed, error and PSNR are better in the case of proposed architecture
compared to existing architectures.
Performance and analysis of ultra deep sub micron technology using complement...VLSICS Design
CMOS technology had attained remarkable to progress and advances thus this progress had been achieved
by certain downsizing of the MOSFETs. The dimension of the MOSFETs were scaled upon by factor which
has historically found to be 0.7 in very large scale integration technology, power and delay analysis have
become crucial design concern. tn this paper we emphasize the comparative study of delay, average power
and leakage power of CMOS inverter in Ultra Deep Submicron Technology range. This study shows
variation of following as follows by delay to UDSM technology and also for average power and leakage
power by diminishing to certain technology. The simulation results are taken for 45nm in Ultra Deep
Submicron Technology range with the help of Cadence Tool and also analyzing the effect of load
capacitance, transistor width and supply voltage on average power and delay of CMOS inverter of 45nm
technology. Therefore the analysis has done with the aim to observe about the certain variation in delay
and power with variation in transistor width in UDSM CMOS inverter and also had variation in load
capacitance and supply voltage had been studied
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...VLSICS Design
A high speed low power consumption positive edge triggered Delayed (D) flip-flop was designed for increasing the speed of counter in Phase locked loop, using 180 nm CMOS technology. The designed counter has been used in the divider chip of the phase locked loop. A divide counter is required in the feedback loop to increase the VCO frequency above the input reference frequency. The proposed circuit is faster than conventional circuit as it has fast reset operation. The circuit consumes less power as it prevents short circuit power consumption. The circuit operates at 1.8V power supply. This work has been used in the design. of 2.4 GHz CMOS PLL targeting OFDM application. The CMOS based fast D-ff circuit has designed and simulated by Virtuoso tool of CADENCE spectre
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGYVLSICS Design
Power has become one of the most important paradigms of design convergence for multi gigahertz communication systems such as optical data links, wireless products, microprocessor & ASIC/SOC designs. POWER consumption has become a bottleneck in microprocessor design. The core of a microprocessor, which includes the largest power density on the microprocessor. In an effort to reduce the power consumption of the circuit, the supply voltage can be reduced leading to reduction of dynamic and static power consumption. Lowering the supply voltage, however, also reduces the performance of the circuit, which is usually unacceptable. One way to overcome this limitation, available in some application domains, is to replicate the circuit block whose supply voltage is being reduced in order to maintain the same throughput .This paper introduces a design aspects for low power phase locked loop using VLSI technology. This phase locked loop is designed using latest 45nm process technology parameters, which in turn offers high speed performance at low power. The main novelty related to the 45nm technology such as the high-k gate oxide ,metal-gate and very low-k interconnect dielectric described. VLSI Technology includes process design, trends, chip fabrication, real circuit parameters, circuit design, electrical characteristics, configuration building blocks, switching circuitry, translation onto silicon, CAD, practical experience in layout design
Design of Low Power Phase Locked Loop (PLL) Using 45NM VLSI Technology VLSICS Design
Power has become one of the most important paradigms of design convergence for multi gigahertz communication systems such as optical data links, wireless products, microprocessor & ASIC/SOC designs. POWER consumption has become a bottleneck in microprocessor design. The core of a microprocessor, which includes the largest power density on the microprocessor. In an effort to reduce the power consumption of the circuit, the supply voltage can be reduced leading to reduction of dynamic and static power consumption. Lowering the supply voltage, however, also reduces the performance of the circuit, which is usually unacceptable. One way to overcome this limitation, available in some application domains, is to replicate the circuit block whose supply voltage is being reduced in order to maintain the same throughput .This paper introduces a design aspects for low power phase locked loop using VLSI technology. This phase locked loop is designed using latest 45nm process technology parameters, which in turn offers high speed performance at low power. The main novelty related to the 45nm technology such as the high-k gate oxide ,metal-gate and very low-k interconnect dielectric described. VLSI Technology includes process design, trends, chip fabrication, real circuit parameters, circuit design, electrical characteristics, configuration building blocks, switching circuitry, translation onto silicon, CAD, practical experience in layout design
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGYVLSICS Design
Power has become one of the most important paradigms of design convergence for multi
gigahertz communication systems such as optical data links, wireless products, microprocessor &
ASIC/SOC designs. POWER consumption has become a bottleneck in microprocessor design. The core
of a microprocessor, which includes the largest power density on the microprocessor. In an effort to
reduce the power consumption of the circuit, the supply voltage can be reduced leading to reduction of
dynamic and static power consumption. Lowering the supply voltage, however, also reduces the
performance of the circuit, which is usually unacceptable. One way to overcome this limitation, available
in some application domains, is to replicate the circuit block whose supply voltage is being reduced in
order to maintain the same throughput .This paper introduces a design aspects for low power phase
locked loop using VLSI technology. This phase locked loop is designed using latest 45nm process
technology parameters, which in turn offers high speed performance at low power. The main novelty
related to the 45nm technology such as the high-k gate oxide ,metal-gate and very low-k interconnect
dielectric described. VLSI Technology includes process design, trends, chip fabrication, real circuit
parameters, circuit design, electrical characteristics, configuration building blocks, switching circuitry,
translation onto silicon, CAD, practical experience in layout design
This document discusses analog multipliers and phase locked loops (PLL). It describes various analog multiplier circuits including the emitter coupled transistor pair, Gilbert multiplier cell, and variable transconductance technique. It also covers the basic principles of PLLs, including applications of PLL ICs for frequency multiplication, division, translation, and FM demodulation. Key components of PLLs like the voltage controlled oscillator and phase detector are analyzed.
IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...IRJET Journal
This document describes the design of a low power phase locked loop (PLL) system using a sleepy inverter current starved voltage controlled oscillator (VCO).
A PLL is a closed loop feedback system that synchronizes the phase of its output signal with that of an input reference signal. The key components of a PLL are a phase detector, charge pump, VCO, and frequency divider. This design uses a sleepy inverter current starved VCO to reduce power consumption. A current starved VCO controls oscillation frequency by limiting the current available to inverter stages. Sleepy transistors are also added to further reduce leakage current when the circuit is inactive.
Simulation results showed that the proposed PLL design using a sleepy inverter
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CAREieijjournal1
This research was to design a 2.4 GHz class E Power Amplifier (PA) for health care, with 0.18um
Semiconductor Manufacturing International Corporation CMOS technology by using Cadence software.
And also RF switch was designed at cadence software with power Jazz 180nm SOI process. The ultimate
goal for such application is to reach high performance and low cost, and between high performance and
low power consumption design. This paper introduces the design of a 2.4GHz class E power amplifier and
RF switch design. PA consists of cascade stage with negative capacitance. This power amplifier can
transmit 16dBm output power to a 50Ω load. The performance of the power amplifier and switch meet the
specification requirements of the desired.
Low Power SI Class E Power Amplifier and Rf Switch for Health Careieijjournal1
This research was to design a 2.4 GHz class E Power Amplifier (PA) for health care, with 0.18um Semiconductor Manufacturing International Corporation CMOS technology by using Cadence software. And also RF switch was designed at cadence software with power Jazz 180nm SOI process. The ultimate goal for such application is to reach high performance and low cost, and between high performance and low power consumption design. This paper introduces the design of a 2.4GHz class E power amplifier and RF switch design. PA consists of cascade stage with negative capacitance. This power amplifier can transmit 16dBm output power to a 50Ω load. The performance of the power amplifier and switch meet the specification requirements of the desired.
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CAREieijjournal
This research was to design a 2.4 GHz class E Power Amplifier (PA) for health care, with 0.18um
Semiconductor Manufacturing International Corporation CMOS technology by using Cadence software.
And also RF switch was designed at cadence software with power Jazz 180nm SOI process. The ultimate goal for such application is to reach high performance and low cost, and between high performance and low power consumption design. This paper introduces the design of a 2.4GHz class E power amplifier and
RF switch design. PA consists of cascade stage with negative capacitance. This power amplifier can
transmit 16dBm output power to a 50Ω load. The performance of the power amplifier and switch meet the specification requirements of the desired.
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CAREieijjournal
This research was to design a 2.4 GHz class E Power Amplifier (PA) for health care, with 0.18um
Semiconductor Manufacturing International Corporation CMOS technology by using Cadence software.
And also RF switch was designed at cadence software with power Jazz 180nm SOI process. The ultimate
goal for such application is to reach high performance and low cost, and between high performance and
low power consumption design. This paper introduces the design of a 2.4GHz class E power amplifier and
RF switch design. PA consists of cascade stage with negative capacitance. This power amplifier can
transmit 16dBm output power to a 50Ω load. The performance of the power amplifier and switch meet the
specification requirements of the desired
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CAREieijjournal
This document summarizes the design of a 2.4 GHz class E power amplifier and RF switch for healthcare applications. The power amplifier was designed using Cadence software with a 0.18um CMOS process and can output 16dBm of power. The RF switch was designed using Cadence with a 180nm SOI process. Simulation results showed the power amplifier had over 50dB of gain and the S11 was below -10dB. The RF switch had over 1.36dB of insertion loss and 58.5dB of isolation at 5GHz. Both the power amplifier and RF switch met the design requirements for wireless sensor networks for healthcare applications.
This document discusses phase frequency detectors for phase locked loops (PLLs). It begins by analyzing existing phase frequency detectors and their circuit operations. It then proposes a new phase frequency detector with a simple structure that has no glitches and better phase characteristics. Simulation results show the proposed detector has higher operating frequency, lower phase jitter, and smaller complexity compared to prior designs. The document also covers types of phase detectors, including analog and digital, that are used in PLL systems. It describes the basic components of a PLL including the phase detector, charge pump, loop filter, and voltage controlled oscillator.
A low dropout (LDO) voltage regulator with high power supply rejection ratio (PSRR) and low
temperature coefficient (TC) is presented in this paper. Large 1μF off-chip load capacitor is used to
achieve the high PSRR. However, this decreases the gain and pushes the LDO’s output pole to lower
frequency causing the circuit to become unstable. The proposed LDO uses rail-to-rail folded cascode
amplifier to compensate the gain and stability problems. 2nd order curvature characteristic is used in
bandgap voltage reference circuit that is applied at the input of the amplifier to minimize the TC.
The characteristic is achieved by implementing MOSFET transistors operate in weak and strong
inversions. The LDO is designed using 0.18 μm CMOS technology and achieves a constant 1.8 V output
voltage for input voltages from 3.2 V to 5 V and load current up to a 128mA at temperature between -40 °C
to 125 °C. The proposed LDO is targeted for RF application which has stringent requirement on noise
rejection over a broad range of frequency.
Design and Implementation of Digital PLL using Self Correcting DCO SystemIJERA Editor
The mainstay of the paper is to use a PLL using self healing pre-scalar. When a CMOS technology approaches to a nanometer scale, the non-idealities like variability and leakage current may affect the circuit performances. The process variability leads to the large variations to degrade the device matching and performances. The leakage current is highly dependent upon the process variations. In the existing method the key parameter is to be change the modulus value of the pre- scalar. By changing the value of the pre-scalar the PLL frequency range will be extended. In the proposed design we are planning to implement the digital PLL technique with self correcting DCO. The structure utilizes the DDR synthesizer as a base for generating the DCO frequency, so many methods are there to correct the DCO errors , here we detect the error or delay and correct it by using smooth jumping method. The DPLL varies from minimum system clock frequency 60 to 1489 MHZ (Minimum) maximum of GHZ frequency of any range we can generate, since our design act as a general platform for any kind of application.
This document describes the design and simulation of a five-stage current starved CMOS voltage controlled oscillator (VCO) implemented in 180nm, 130nm, and 90nm process technologies. Simulation results show that the VCO achieves a wide frequency range from 165.23MHz to 2.3073GHz in 180nm technology, from 28.237MHz to 3.5888GHz in 130nm technology, and from 50MHz to 3.5134GHz in 90nm technology. Power dissipation decreases with each technology node, ranging from 1235.7uW in 180nm to 240uW in 90nm. Phase noise also improves slightly with each technology, from -124.52dBc/Hz at 1MHz
AREA EFFICIENT 3.3GHZ PHASE LOCKED LOOP WITH FOUR MULTIPLE OUTPUT USING 45NM ...VLSICS Design
This paper present area efficient layout designs for 3.3GigaHertz (GHz) Phase Locked loop (PLL) with four multiple output. Effort has been taken to design Low Power Phase locked loop with multiple output, using VLSI technology. VLSI Technology includes process design, trends, chip fabrication, real circuit parameters, circuit design, electrical characteristics, configuration building blocks, switching circuitry, translation onto silicon, CAD and practical experience in layout design. The proposed PLL is designed using 45 nm CMOS/VLSI technology with microwind 3.1. This software allows designing and simulating an integrated circuit at physical description level. The main novelties related to the 45 nm technology are the high-k gate oxide, metal gate and very low-k interconnect dielectric. The effective gate length required for 45 nm technology is 25nm. Low Power (0.211miliwatt) phase locked loop with four multiple outputs as PLL8x, PLL4x, PLL2x, & PLL1x of 3.3 GHz, 1.65 GHz, 0.825 GHz, and 0.412 GHz respectively is obtained using 45 nm VLSI technology.
ENERGY-EFFICIENT LOW DROPOUT REGULATOR WITH SWITCHING MECHANISM AND COURSE RE...ijesajournal
The proposed work presents an Energy-efficient, low dropout (LDO) regulator with switching mechanism
reduces the energy consumption of IoT devices when the sensors are in idle time. Based on the analysis of
IoT devices and sensors, modern power management designs for IoT demands for fully integrated solutions
to decrease power consumption while maintaining the quick transient response to signal variations. LDO
voltage regulators, as power management devices should adjust to modern technological and industrial
trends. To increase the current capability with a minimum standby quiescent current under small-signal
operation, the proposed work has a switching circuit acting as an ON and OFF switch. To reduce the
dropout a course regulator and loop filter is added and circuit is enhanced for maximum reduced dropout.
As a result, the efficiency gets increased.
ENERGY-EFFICIENT LOW DROPOUT REGULATOR WITH SWITCHING MECHANISM AND COURSE RE...ijesajournal
The proposed work presents an Energy-efficient, low dropout (LDO) regulator with switching mechanism reduces the energy consumption of IoT devices when the sensors are in idle time. Based on the analysis of IoT devices and sensors, modern power management designs for IoT demands for fully integrated solutions to decrease power consumption while maintaining the quick transient response to signal variations. LDO voltage regulators, as power management devices should adjust to modern technological and industrial trends. To increase the current capability with a minimum standby quiescent current under small-signal operation, the proposed work has a switching circuit acting as an ON and OFF switch. To reduce the dropout a course regulator and loop filter is added and circuit is enhanced for maximum reduced dropout. As a result, the efficiency gets increased.
The paper introduces a multi-pass loop voltage controlled ring oscillator. The proposed structure uses cross-coupled PMOS transistors and replica bias with coarse/fine control signal. The design implemented in TSMC 90 nm CMOS technology, 0.9V power supply with frequency tuning range 481MHz to 4.08GHz and -94.17dBc/Hz at 1MHz offset from 4.08GHz with 26.15mW power consumption.
This document simulates a charge pump phase locked loop (PLL) based frequency synthesizer using Simulink. It generates an output frequency of 500MHz from an input of 25MHz. All PLL blocks like the phase frequency detector, charge pump filter, and voltage controlled oscillator are modeled in Simulink. Simulation results show the PLL locks in 0.8 microseconds with a phase margin of 56 degrees. The PLL exhibits stable operation with an output voltage of 0.9V from a 1V power supply.
Similar to DESIGN OF DIGITAL PLL USING OPTIMIZED PHASE NOISE VCO (20)
HCL Notes and Domino License Cost Reduction in the World of DLAUpanagenda
Webinar Recording: https://www.panagenda.com/webinars/hcl-notes-and-domino-license-cost-reduction-in-the-world-of-dlau/
The introduction of DLAU and the CCB & CCX licensing model caused quite a stir in the HCL community. As a Notes and Domino customer, you may have faced challenges with unexpected user counts and license costs. You probably have questions on how this new licensing approach works and how to benefit from it. Most importantly, you likely have budget constraints and want to save money where possible. Don’t worry, we can help with all of this!
We’ll show you how to fix common misconfigurations that cause higher-than-expected user counts, and how to identify accounts which you can deactivate to save money. There are also frequent patterns that can cause unnecessary cost, like using a person document instead of a mail-in for shared mailboxes. We’ll provide examples and solutions for those as well. And naturally we’ll explain the new licensing model.
Join HCL Ambassador Marc Thomas in this webinar with a special guest appearance from Franz Walder. It will give you the tools and know-how to stay on top of what is going on with Domino licensing. You will be able lower your cost through an optimized configuration and keep it low going forward.
These topics will be covered
- Reducing license cost by finding and fixing misconfigurations and superfluous accounts
- How do CCB and CCX licenses really work?
- Understanding the DLAU tool and how to best utilize it
- Tips for common problem areas, like team mailboxes, functional/test users, etc
- Practical examples and best practices to implement right away
GraphSummit Singapore | The Art of the Possible with Graph - Q2 2024Neo4j
Neha Bajwa, Vice President of Product Marketing, Neo4j
Join us as we explore breakthrough innovations enabled by interconnected data and AI. Discover firsthand how organizations use relationships in data to uncover contextual insights and solve our most pressing challenges – from optimizing supply chains, detecting fraud, and improving customer experiences to accelerating drug discoveries.
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfPaige Cruz
Monitoring and observability aren’t traditionally found in software curriculums and many of us cobble this knowledge together from whatever vendor or ecosystem we were first introduced to and whatever is a part of your current company’s observability stack.
While the dev and ops silo continues to crumble….many organizations still relegate monitoring & observability as the purview of ops, infra and SRE teams. This is a mistake - achieving a highly observable system requires collaboration up and down the stack.
I, a former op, would like to extend an invitation to all application developers to join the observability party will share these foundational concepts to build on:
“An Outlook of the Ongoing and Future Relationship between Blockchain Technologies and Process-aware Information Systems.” Invited talk at the joint workshop on Blockchain for Information Systems (BC4IS) and Blockchain for Trusted Data Sharing (B4TDS), co-located with with the 36th International Conference on Advanced Information Systems Engineering (CAiSE), 3 June 2024, Limassol, Cyprus.
Full-RAG: A modern architecture for hyper-personalizationZilliz
Mike Del Balso, CEO & Co-Founder at Tecton, presents "Full RAG," a novel approach to AI recommendation systems, aiming to push beyond the limitations of traditional models through a deep integration of contextual insights and real-time data, leveraging the Retrieval-Augmented Generation architecture. This talk will outline Full RAG's potential to significantly enhance personalization, address engineering challenges such as data management and model training, and introduce data enrichment with reranking as a key solution. Attendees will gain crucial insights into the importance of hyperpersonalization in AI, the capabilities of Full RAG for advanced personalization, and strategies for managing complex data integrations for deploying cutting-edge AI solutions.
Essentials of Automations: The Art of Triggers and Actions in FMESafe Software
In this second installment of our Essentials of Automations webinar series, we’ll explore the landscape of triggers and actions, guiding you through the nuances of authoring and adapting workspaces for seamless automations. Gain an understanding of the full spectrum of triggers and actions available in FME, empowering you to enhance your workspaces for efficient automation.
We’ll kick things off by showcasing the most commonly used event-based triggers, introducing you to various automation workflows like manual triggers, schedules, directory watchers, and more. Plus, see how these elements play out in real scenarios.
Whether you’re tweaking your current setup or building from the ground up, this session will arm you with the tools and insights needed to transform your FME usage into a powerhouse of productivity. Join us to discover effective strategies that simplify complex processes, enhancing your productivity and transforming your data management practices with FME. Let’s turn complexity into clarity and make your workspaces work wonders!
Driving Business Innovation: Latest Generative AI Advancements & Success StorySafe Software
Are you ready to revolutionize how you handle data? Join us for a webinar where we’ll bring you up to speed with the latest advancements in Generative AI technology and discover how leveraging FME with tools from giants like Google Gemini, Amazon, and Microsoft OpenAI can supercharge your workflow efficiency.
During the hour, we’ll take you through:
Guest Speaker Segment with Hannah Barrington: Dive into the world of dynamic real estate marketing with Hannah, the Marketing Manager at Workspace Group. Hear firsthand how their team generates engaging descriptions for thousands of office units by integrating diverse data sources—from PDF floorplans to web pages—using FME transformers, like OpenAIVisionConnector and AnthropicVisionConnector. This use case will show you how GenAI can streamline content creation for marketing across the board.
Ollama Use Case: Learn how Scenario Specialist Dmitri Bagh has utilized Ollama within FME to input data, create custom models, and enhance security protocols. This segment will include demos to illustrate the full capabilities of FME in AI-driven processes.
Custom AI Models: Discover how to leverage FME to build personalized AI models using your data. Whether it’s populating a model with local data for added security or integrating public AI tools, find out how FME facilitates a versatile and secure approach to AI.
We’ll wrap up with a live Q&A session where you can engage with our experts on your specific use cases, and learn more about optimizing your data workflows with AI.
This webinar is ideal for professionals seeking to harness the power of AI within their data management systems while ensuring high levels of customization and security. Whether you're a novice or an expert, gain actionable insights and strategies to elevate your data processes. Join us to see how FME and AI can revolutionize how you work with data!
Communications Mining Series - Zero to Hero - Session 1DianaGray10
This session provides introduction to UiPath Communication Mining, importance and platform overview. You will acquire a good understand of the phases in Communication Mining as we go over the platform with you. Topics covered:
• Communication Mining Overview
• Why is it important?
• How can it help today’s business and the benefits
• Phases in Communication Mining
• Demo on Platform overview
• Q/A
Pushing the limits of ePRTC: 100ns holdover for 100 daysAdtran
At WSTS 2024, Alon Stern explored the topic of parametric holdover and explained how recent research findings can be implemented in real-world PNT networks to achieve 100 nanoseconds of accuracy for up to 100 days.
TrustArc Webinar - 2024 Global Privacy SurveyTrustArc
How does your privacy program stack up against your peers? What challenges are privacy teams tackling and prioritizing in 2024?
In the fifth annual Global Privacy Benchmarks Survey, we asked over 1,800 global privacy professionals and business executives to share their perspectives on the current state of privacy inside and outside of their organizations. This year’s report focused on emerging areas of importance for privacy and compliance professionals, including considerations and implications of Artificial Intelligence (AI) technologies, building brand trust, and different approaches for achieving higher privacy competence scores.
See how organizational priorities and strategic approaches to data security and privacy are evolving around the globe.
This webinar will review:
- The top 10 privacy insights from the fifth annual Global Privacy Benchmarks Survey
- The top challenges for privacy leaders, practitioners, and organizations in 2024
- Key themes to consider in developing and maintaining your privacy program
Removing Uninteresting Bytes in Software FuzzingAftab Hussain
Imagine a world where software fuzzing, the process of mutating bytes in test seeds to uncover hidden and erroneous program behaviors, becomes faster and more effective. A lot depends on the initial seeds, which can significantly dictate the trajectory of a fuzzing campaign, particularly in terms of how long it takes to uncover interesting behaviour in your code. We introduce DIAR, a technique designed to speedup fuzzing campaigns by pinpointing and eliminating those uninteresting bytes in the seeds. Picture this: instead of wasting valuable resources on meaningless mutations in large, bloated seeds, DIAR removes the unnecessary bytes, streamlining the entire process.
In this work, we equipped AFL, a popular fuzzer, with DIAR and examined two critical Linux libraries -- Libxml's xmllint, a tool for parsing xml documents, and Binutil's readelf, an essential debugging and security analysis command-line tool used to display detailed information about ELF (Executable and Linkable Format). Our preliminary results show that AFL+DIAR does not only discover new paths more quickly but also achieves higher coverage overall. This work thus showcases how starting with lean and optimized seeds can lead to faster, more comprehensive fuzzing campaigns -- and DIAR helps you find such seeds.
- These are slides of the talk given at IEEE International Conference on Software Testing Verification and Validation Workshop, ICSTW 2022.
Programming Foundation Models with DSPy - Meetup SlidesZilliz
Prompting language models is hard, while programming language models is easy. In this talk, I will discuss the state-of-the-art framework DSPy for programming foundation models with its powerful optimizers and runtime constraint system.
In his public lecture, Christian Timmerer provides insights into the fascinating history of video streaming, starting from its humble beginnings before YouTube to the groundbreaking technologies that now dominate platforms like Netflix and ORF ON. Timmerer also presents provocative contributions of his own that have significantly influenced the industry. He concludes by looking at future challenges and invites the audience to join in a discussion.
Unlocking Productivity: Leveraging the Potential of Copilot in Microsoft 365, a presentation by Christoforos Vlachos, Senior Solutions Manager – Modern Workplace, Uni Systems
DESIGN OF DIGITAL PLL USING OPTIMIZED PHASE NOISE VCO
1. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
DOI : 10.5121/vlsic.2016.7402 13
DESIGN OF DIGITAL PLL USING OPTIMIZED
PHASE NOISE VCO
Purnima1
, Radha B.L2
and Kumaraswamy K.V3
1
PG student, Department of ECE, Bangalore Institute of Technology, Bengaluru, India
2
Associate professor, Department of ECE,
Bangalore Institute of Technology, Bengaluru, India
3
Technical Manager, Trident Techlabs Private limited, Bengaluru, India
ABSTRACT
This paper emphasizes the CMOS implementation of PLL in 130nm technology using Mentor Graphics tool
Pyxis. Most of the PLL uses VCO which depends upon variation of supply voltage for high tuning range.
Whenever supply voltage changes, the stability will be effected by producing large variations in the
frequency output. Since this paper gives the design of current starved or integrator VCO with Schmitt
trigger circuit for PLL architecture where instead of varying supply varying the control voltage. In this
paper transient analysis, phase noise analysis and jitter analysis of PLL is introduced. This low jittery PLL
is further applicable in frequency synthesis, clock recovery that is mainly applicable for wireless
communication systems. The PLL gets locked by producing output frequency 1.318GHz with -130dBc/Hz at
offset of 10MHz and with cycle to cycle jitter of 5.98ps along with period jitter RMS of 4.92ns. The phase
margin is also improved which is 66.280.
KEYWORDS
PD (Phase Detector), LPF (Low Pass Filter), VCO (Voltage Controlled Oscillator), PLL (Phase Locked
Loop), PN (Phase noise analysis), SNR (Signal to Noise ratio), ENOR (Equivalent number of bits), BER
(Bit Error Rate).
1. INTRODUCTION
In order to keep electronic world properly PLL plays a very important role. Designing of low
phase noise and less jittery PLL in generation of clock signals is an important task. Clock signals
are required for providing reference timing to electrical system and also to ICs. So in this paper
PLL is designed with improved Phase noise and also jitter. Where such types of design is
important when sophisticated timing requirements are needed to provide synchronization and
distribution of clocks like in ADC, DAC, high speed networking, medical imaging systems. The
clock signal’s quality depends upon jitter and phase noise. An ideal clock source has zero phase
noise and jitter but in reality it has some modulated phase noise. This modulated phase noise
spreads the power to the adjacent frequencies, hence produces noise sidebands. The phase noise
is typically frequency domain analysis which is expressed in terms of dBc/Hz measured at offset
frequency with respect to ideal clock frequency. The low phase noise is important factor mainly
in RF and ADC applications. In RF wireless high speed applications, increased PN will leads to
channel to channel interference, attenuates quality of signal. In ADC, increased PN limits the
SNR and data converter’s equivalent no. of bits (ENOB). Jitter is time domain measurement and
2. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
14
expressed in terms of ps (Pico seconds). Jitter can be defined as random variations in the clock
signal’s edges when compared with actual clock signal that is ideal clock signal. High jitter may
lead to higher BER that effects the system requirements. Since low jittery signal can maximizes
the rate of performance. So special care has been taken while designing low jittery PLL otherwise
it may lead to timing issues. The main contribution for the low phase noise PLL is VCO where
VCO acts as heart of PLL. Here in this design the VCO is designed with Schmitt trigger circuit
which helps to improve noise immunity. Whenever noisy input signal is applied it generates
clean and reliable square wave pulses. As it improves noise margin which leads to optimization
in the phase noise.
Mainly PLL is negative feedback system which produces the same frequency and phase output
signal as that of input signal to get stable frequency output. PLL multiplies the stable low
frequency input signal to get high frequency stable output, which is helpful in high frequency RF
wireless systems. Finally in order to improve jitter digital PLL is designed.
2. LITERATURE REVIEW
In the early design of PLL, the multiplier can be used as phase detector but the drawback of
multiplier is that it has limited lock range. Since instead of multiplier the digital PFD is used. The
advantage of PFD over multiplier is PFD has averaged output which is monotonically increasing
with the frequency difference between applied input signal and VCO generated output signal if
they are different. This is exactly the same condition when the PLL is not under lock condition.
Later, in digital PLL the ring oscillator is used as VCO. It has frequency range from few MHz to
several GHz. In this ring oscillator to get high frequency range VDD has to be increased by
making it as VDD dependent oscillator. This will results high frequency output signals but affects
the stability. So in this paper ring oscillator is replaced by VCO with integrator+ Schmitt trigger
circuit which is independent of VDD. To produce high frequency range signals the control voltage
is varied instead of VDD and digital PFD. The multiplier is replaced with digital PFD to reduce the
jitter.
Figure 1 VDD versus output frequency
3. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
15
3. RELATED WORK
The block diagram of PLL is given as follows. It consists of three blocks as
• PFD/CP
• LPF
• VCO (integrator+ Schmitt trigger+ CMOS inverter)
Figure 2 Block diagram of PLL
3.1 PFD/CP
PFD detects the phase and frequency difference between input signal and VCO generated signal,
results output voltage which is proportional to the phase error. The gate level implementation of
PFD is given as below.
Figure 3 Gate level schematic of PFD
The PFD consists of two SR flip flops and resetting chain. The reset signal is activated when both
the inputs are high/valid at the same time. The PFD acts in normal state hence supplies the
current, resulting current pulses at the input transition edges. In this design the PFD used is
digital one which has the two output levels that are zero and supply voltage level VDD.
The input supply current of CP/PFD fluctuates with respect to the input signal switching. This
analysis is given in four states below.
4. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
16
The PFD/CP operates in four states:
(a) (b) (c) (d)
Figure 4 Different states of PFD/CP
Case1: ܷܲതതതത=1 and DN=0, then IOUT=0 and ICP because both discharging and charging switches are
turned OFF.
Case2: ܷܲതതതത=0 and DN=0, then IOUT=IUP and ICP=IB+IUP because discharging switch is OFF and
charging switch is ON.
Case3: ܷܲതതതത=1 and DN=1, then IOUT= -IDN and ICP=IB here charging switch is turned OFF while
discharging is turned ON.
Case4: ܷܲതതതത=0 and DN=1, then IOUT=IUP - IDN and ICP= IB + IUP, in this case both switches are
turned ON.
The charge pump pumps in and pumps out the charge from the LPF hence the name Charge
pump. The charge pump is used to generate the continuous analog signal from the digital pulses
generated from the PFD.
3.2 LPF
The LPF is used to supress the high frequency components that are arrived from the PFD and
hence allows only DC voltage which acts as control voltage input to the VCO. The second order
LPF RC network is given below which makes the PLL design as third order.
5. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
17
Figure 5 LPF network
In the above LPF, capacitor C2 is added in parallel to the R2 and C1 combination in order to
filter out the ripple that is generated by Resistor which will affect the control voltage that is
required for VCO. Since this capacitor makes the network second order. In order to provide more
stability to loop the R2 is increased but if it is very large it will degrade the stability again.
3.3 VCO
VCO is heart of design. It is also source for cause of jitter and phase noise. So care must be taken
while designing VCO. VCO responsible for generating frequency output signal from the input
voltage hence the name voltage controlled oscillator where by voltage the frequency is controlled.
Ideally, most of the applications need linear characteristics of frequency versus control input that
is voltage.
Where
KVCO---gain of VCO in rad/s/V
ω0------frequency at Vcont=0
The schematic of VCO consists of three blocks: Integrator, Schmitt trigger circuit and followed
by normal CMOS based inverters. The main objective of VCO designing is to reduce the power
consumption.
Figure 6 Block diagram of VCO
6. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
18
3.3.1 Integrator
Integrator block is main part of the VCO. Integrator block is applicable for high frequency hence
it is important block in communication system. Integrator block generally integrates the
difference signal which is generated by the comparison of VCO generated signal that is applied
as feedback signal with the reference signal that is input signal.
Figure 7 Schematic of Integrator
In the above figure 7, the MOSFETs M1 and M2 acts as current mirror circuits which converts
the applied control voltage to the corresponding current. The generated current is mirrored across
the transistors M3 and M6 through M4 and M5. The MOSFETs M4 and M5 are responsible for
charging and discharging the node capacitance which is at the output side. In order to perform
switching actions the square wave input is applied as shown in figure at the gates of M4 and M5.
The output capacitor charges whenever the switching signal at the gate is low through M3 and
M4 and similarly discharges when switching signal is high through M5 and M6. Since the
charging and discharging time constant of nose capacitor is controlled by M4 and M5’s drain
resistances (r04 || r05) which are in parallel. The time constant of integrator is given as
Figure 8 characteristics of integrator
7. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
19
3.3.2 Schmitt trigger circuit
Generally, Schmitt circuit is used to generate square wave pulses which are clean and also
reliable from noisy input which may be triangular wave or sine wave. Schmitt trigger circuit is
generally a comparator which compares the integrator output with the threshold level which is
preset and changes the output state whenever it crosses the preset threshold level. The schematic
of Schmitt circuit in CMOS is given below
Figure 9 CMOS implementation of Schmitt trigger circuit
The output HIGH-LOW transition occurs when Vin crosses the VH that is upper threshold level
and similarly LOW-HIGH transition when it crosses the lower threshold level VL. In the above
figure 9 the MOSFETs M4 and M2 have high threshold voltage than M5 and M1. MOSFETs M3
and M6 are responsible for hysteresis width.
Working: when input voltage is low then M5 and M4 are turned ON while M2 and M1 are turned
OFF hence output is at VDD level. When input reaches the threshold voltage of M1 then M1
turns ON while M2 remains in OFF state, because of pass transistor logic M3 also turns ON
when M1 turns ON. M2 is turns ON when the input voltage reaches threshold voltage of M2.
Hence M3 pulls the node to VDD-VT instead of complete supply level. When M1 is turns ON
then it pulls the output node between M2 and M1 and when M2 turns ON then there will be low
logic level at the output node. This high voltage level is called as VIH.
When input voltage is logic high then M1 and M2 are turned ON while M4 and M5 are turned
OFF. Similarly M6 corresponds to VIL that is low voltage switching point.
There are few cases such as
Case 1: when (W/L) ratio of M3 varies this will affect the VIH because in this region NMOS is in
strong condition. Similarly, VIL will get affected when W/L of M6 varies.
Case 2: when W/L of M1 varies, in this case NMOS is strong hence it will pull out the node to
low logic output sharply as a result the curve shifts to left.
Case 3: W/L ratio of M4 will results the shifting of curve to right because PMOS is in strong
condition hence pulls the output node TO VDD.
8. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
20
Figure 10 Hysteresis curve
The complete integrated blocks of VCO:
Figure 11 Complete schematic of VCO
The complete PLL architecture:
Figure 12 PLL schematic
9. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
21
4. SIMULATION RESULTS AND DISCUSSION
The output frequency of PLL is
Figure 13 PLL output
The PLL generates 1.312GHz frequency output. PLL operates at 3V supply. In the above figure
13 the blue colour waveform is VCO generated output. The PLL consumes 58mW of power.
The test circuit of PLL design is:
Figure 14 test circuit of PLL
The test circuit operates at 1.9V.
10. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
22
Figure 15 output waveform of PLL closed loop system
The transient analysis of PLL with feedback is given in figure 15. The PLL gets locked after 5ns
in the above figure.
Output of VCO for 3V supply and 1V input control voltage. The VCO generates 1.7132GHz
frequency when 1v input control voltage is applied.
Figure 16 output waveform for VCO
The control voltage Vs Frequency output is given in below table 1
11. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
23
Table 1 Frequency Vs control voltage
VCO characteristics:
Centre frequency of VCO: it is the frequency at the mid-range of control voltage. Since the
applications depends upon the centre frequency of VCO where it can be used.
Power consumption: power consumption depends upon/loggerheads with noise and frequency
that is speed. If power consumption is more, it enables the VCO for high frequencies and results
in more immune to noise. Low power enables the VCO with limited frequency range and also
results difficulties in distinguishing the noise from signal hence degrade the SNR.
Tuning range: this is the range over which frequency output of VCO changes with respect to the
applied control voltage.
VCO gain: it is expressed in terms of rad/S/V.
Figure 17 gain of VCO
The cycle to cycle jitter RMS of PLL is given as
12. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
24
Figure 18 Cycle to Cycle jitter
From the above figure 17, it is clear that the jitter RMS is 5.98ps.
The Peak to Peak jitter RMS is given as 4.2652ns.
Figure 19 Period jitter RMS for PLL
Phase noise of VCO is -130dBc/Hz at offset of 10MHz. The phase noise is frequency domain
analysis which will affect the frequency stability of PLL. Hence phase noise of VCO in this paper
is improved.
13. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
25
Figure 20 Phase noise analysis of VCO
The FFT analysis of PLL which will help to calculate the SNR of PLL:
Figure 21 FFT analysis of PLL
The SNR is 36dB. SNR function computes the SNR of input signal by using the FFT result’s
gain.
From the following equation SNR is computed for input.
Where
14. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
26
Power consumption of VCO for 1V and 3V supply:
From the above result for power consumption of VCO, 1V supply VCO has limited range but
have low power consumption 240.4113µW hence this can be used for low power application. The
VCO with 3V supply has range from 0.152GHz to 3.24GHz which is used in RF wireless
communication system which consumes 11.04mW power.
The PLL acts as low pass filter to supress the high frequency components of PFD and acts as
high pass filter to supress the jitter of VCO.
Specifications of PLL designed:
Table 2 Specification of PLL
Comparison table for VCO
15. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
27
Table 3 Result comparison table
5. CONCLUSION AND FUTURE SCOPE
The PLL in this paper is designed in 130nm technology using Mentor Graphics tool. The
designed PLL is locked by generating 1.312GHz frequency output signal which can be used for
RF wireless communication system. The PLL has jitter RMS value of 5.98ps and peak-peak jitter
RMS is 4.2652ns, these two parameters are important factor for ADC and RF systems. If jitter is
more than it will produces timing issues which are required for clock synchronization and
distribution in systems such as medical imaging, ADC, DAC and Communication System The
power consumption of PLL is 58mW. The power consumption of VCO designed is 24.4113µW
for 1V supply which has limited frequency range hence used for low power applications which is
required for longer battery life. The power consumption of VCO for 3V supply is 11.04mW
which has frequency range from 0.152GHz to 3.240GHz, hence used in HF applications. The
phase margin for implemented PLL is 66.280
. The phase noise of VCO at 10MHz frequency is -
130dBc/Hz. The future scope of design is further reduction of jitter RMS value by applying
power grid circuit which consists of R and C to the entire circuit [16].
REFERENCES
[1] J. Craninckx and M. Steyaert, “A 1.8-GHz low-phase noise CMOS VCO using optimized hollow
spiral inductors,” IEEE J. Solid-State Circuits, vol. 32, pp. 736–744, May 1997.
[2] Yalcin, A.E. and P. John, 2004. A 5.9-GHz voltage controlled ring Oscillator in 0.18 um CMOS
technology. IEEE J. Solid-State Circuit, 39(1): 230-233.
[3] C. H. Park and B. Kim, “A low-noise, 900-MHz VCO in 0.6-m CMOS” IEEE J. Solid-State Circuits,
vol. 34, pp. 586–591, May 1999.
[4] A. Hajimiri, S. Limotyrakis, and T. H. Lee, “Phase noise in multi-gigahertz CMOS ring oscillators,”
in Proc. IEEE 1998 Custom Integrated Circuit Conf., 1998, pp. 49–52.
[5] T. Friedrich, “Direct phase noise measurements using a modern spectrum analyser,” microwave J,
vol. 35,pp. 94,96,99,101-104, Aug. 1992.
16. International Journal of VLSI design & Communication Systems (VLSICS) Vol.7, No.4, August 2016
28
[6] K. M. Ring and S. Krishnan, “Long-term jitter reduction through supply noise compensation,” in
Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’08), pp. 2382–
2385, Seattle, Wash, USA, May 2008.
[7] Y. Chen, Z. Wang and L. Zhang, “A 5GHz 0.18-µm CMOS technology PLL with a symmetry
PFD,” in Proceedings of the International Conference on Microwave and Millimetre Wave
Technology (ICMMT’08), vol. 2, pp. 562–565, Nanjing, China, April 2008
[8] Rahajandraibe, A.W., L. Zaid, V.C. de Beaupre and J. Roche, 2007. Low-gain-wide-range 2.4-GHz
phase locked loop. 14th IEEE International Conference on Electronics, Circuits and Systems, pp: 26-
29.
[9] S. B. Rashmi and Siva S. Yellampalli, “Design of Phase Frequency Detector and Charge Pump for
High Frequency PLL,” International Journal of Soft Computing and Engineering, vol.2, Issue-2, May
2012, pp 88-92.
[10] V.Lule and V.Nasre, “Area efficient 0.18um CMOS phase frequency detector for high speed PLL”,
International Journal of Engineering Scientific and Research Publication, vol.2, Feb. 2012, pp 1-3.
[11] Chakraborty, B. and R.R. Pal, 2007. Study of speed enhancement of a CMOS ring VCO. J. Phys.
Sci., 11: 77-86.
[12] M. Shahruz, “Novel phase-locked loops with enhanced locking capabilities,” Journal of Sound and
Vibration, Vol. 241, Issue 3, Pages 513-523, 29 March 2001.
[13] Sung-Rung Han, Chi-Nan Chuang, and Shen-Iuan Liu, Member, IEEE, "A Time-Constant Calibrated
Phase-Locked Loop With a Fast-Locked Time", IEEE transactions on circuits and systems, vol. 54,
no. 1, January.
[14] Behzad Razavi, “Design of Analog CMOS Integrated Circuits”.
[15] Ronald E. Best, “Phase-Locked Loop Design, Simulation and Applications” Fifth Edition.
[16] Bo Zhao and Huazhong Yang “ Supply-Noise Interactions Among Sub modules Inside a Charge-
Pump PLL” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, year: 2015,
Volume: 23, Issue: 4.