This document provides instructions for an assignment to design circuit diagrams using AND, OR and NOT gates to generate outputs P and Q from inputs X, Y, Z according to the given logic expressions, without simplifying the expressions, and to establish the relationship between P and Q using a truth table. The assignment is due on June 1st, 2015 by 5:00pm.