SlideShare a Scribd company logo
1 of 45
5 Fabrications
INTRODUCTION
It is not sufficient any longer to think a silicon oxidation simply a 
chemical reaction between silicon and oxygen that grows SiO2. 
Today we must understand that detailed bonding between silicon 
and oxygen atoms and kinetics that drive this reaction on atomic basis.
IC Fabrication Technology: Brief History 
• 1940s - setting the stage - the initial inventions that made integrated 
EE439/539 
circuits possible. 
• In 1945, Bell Labs established a group to develop a semiconductor 
replacement for the vacuum tube. The group led by William Shockley, 
included, John Bardeen, Walter Brattain and others. 
• In 1947 Bardeen and Brattain and Shockley succeeded in creating an 
amplifying circuit utilizing a point-contact "transfer resistance" device 
that later became known as a transistor. 
• In 1951 Shockley developed the junction transistor, a more practical 
form of the transistor. 
• By 1954 the transistor was an essential component of the telephone 
system and the transistor first appeared in hearing aids followed by 
radios. 
1 
Lecture #1
The transistor invented at Bell lab. in 1947 
In 1956 the importance of the invention of the transistor by Bardeen, Brattain and 
Shockley was recognized by the Nobel Prize in physics. 
2 
Lecture #1
1958 - Integrated circuit invented 
September 12th 1958 Jack 
Kilby at Texas instrument 
had built a simple oscillator 
IC with five integrated 
components (resistors, 
capacitors, distributed 
capacitors and transistors) 
In 2000 the importance of 
the IC was recognized when 
Kilby shared the Nobel prize 
in physics with two others. 
Kilby was sited by the Nobel 
committee "for his part in 
the invention of the 
integrated circuit a simple oscillator IC 
3 
Lecture #1
1959 - Planar technology invented 
• Kilby's invention had a serious drawback, the 
individual circuit elements were connected 
together with gold wires making the circuit 
difficult to scale up to any complexity. 
• By late 1958 Jean Hoerni at Fairchild had 
developed a structure with N and P junctions 
formed in silicon. Over the junctions a thin 
layer of silicon dioxide was used as an 
insulator and holes were etched open in the 
silicon dioxide to connect to the junctions. 
• In 1959, Robert Noyce also of Fairchild had 
the idea to evaporate a thin metal layer over 
the circuits created by Hoerni's process. 
• The metal layer connected down to the 
junctions through the holes in the silicon 
dioxide and was then etched into a pattern 
to interconnect the circuit. Planar 
technology set the stage for complex 
integrated circuits and is the process used 
today. 
Planar technology 
4 
Lecture #1
IC Fabrication Technology: History (cont.) 
• 1960 - Epitaxial deposition developed 
• Bell Labs developed the technique of Epitaxial Deposition whereby a single 
crystal layer of material is deposited on a crystalline substrate. Epitaxial 
deposition is widely used in bipolar and sub-micron CMOS fabrication. 
• 1960 - First MOSFET fabricated 
• Kahng at Bell Labs fabricates the first MOSFET. 
• 1961 - First commercial ICs 
• Fairchild and Texas Instruments both introduce commercial ICs. 
• 1962 - Transistor-Transistor Logic invented 
• 1962 - Semiconductor industry surpasses $1-billion in sales 
• 1963 - First MOS IC 
• RCA produces the first PMOS IC. 
5 
Lecture #1
1963 - CMOS invented 
• Frank Wanlass at Fairchild Semiconductor originated and published the 
idea of complementary-MOS (CMOS). 
• It occurred to Wanlass that a complementary circuit of NMOS and 
PMOS would draw very little current. Initially Wanlass tried to make a 
monolithic solution, but eventually he was forced to prove the concept 
with discrete devices. 
• Enhancement mode NMOS transistors were not yet available and so 
Wanlass was used a depletion mode device biased to the off-state. 
• Amazingly CMOS shrank standby power by six orders of magnitude 
over equivalent bipolar or PMOS logic gates. 
• On June 18, 1963 Wanlass applied for a patent. On December 5th 1967 
Wanlass was issued U.S. Patent # 3,356,858 for "Low Stand-By Power 
Complementary Field Effect Circuitry". 
• CMOS forms the basis of the vast majority of all high density ICs 
manufactured today. 
6 
Lecture #1
1965 - Moore's law 
• In 1965 Gordon Moore, director of 
research and development at 
Fairchild Semiconductor wrote a 
paper for Electronics entitled 
"Cramming more components onto 
integrated circuits". 
• In the paper Moore observed that 
"The complexity for minimum 
component cost has increased at a 
rate of roughly a factor of two per 
year". This observation became known 
as Moore's law, the number of 
components per IC double every year. 
• Moore's law was later amended to, 
the number of components per IC 
doubles every 18 months. 
• Moore's law hold to this day. 
7 
Lecture #1
1971 - Microprocessor invented 
• The combination of the Busicom (Japanese calculator 
company) and the Intel came together and by 1971 
the 4004 the first 4-bit microprocessor was in 
production. The 4004 processor required roughly 
2,300 transistors to implement, used a silicon gate 
PMOS process with 10μm linewidths, had a 108KHz 
clock speed. In 1974 Intel introduced the 8080, the 
first commercially successful microprocessor. 
• 1972 - Intel 8008 
• The 8008 was the 8 bit successor to the 4004 and 
was used in the Mark-8 computer, one of the first 
home computers. 
• The 8008 had 3,500 transistors, a 200kHz clock 
speed and a 15.2mm2 die size. 
8 
Lecture #1
1993-first Pentium processor invented 
• 1993 - Intel Pentium I 
• The Pentium is the first processor from Intel capable of executing more than 1 instruction per clock cycle. The Pentium was 
manufactured in a silicon gate BiCMOS process with 0.8μm linewidths, required 18 mask layers and had 1 polysilicon layer 
and 3 metal layers, the Pentium had 3.1 million transistors, a 60 to 66MHz clock speed and a 264mm2 die size. 
• 1994 - Semiconductor Industry passes $100-billion. 
• 1994 - 64Mbit DRAM 
• The 64Mbit DRAM was produced on a CMOS process with 3 to 5 polysilicon layers, 2 to 3 metal layers and 0.35μm minimum 
features. The resulting product had a 1.5μm2 memory cell size. 
• 1997 - Intel Pentium II 
• The Pentium II was manufactured in a silicon gate CMOS process with 0.35μm linewidths, required 16 mask layers and had 1 
polysilicon layer and 4 metal layers, the Pentium II had 7.5 million transistors, a 233 to 300MHz clock speed and a 209mm2 
die size. 
• 1998 - 256Mbit DRAM 
• The 256Mbit DRAM was produced on a CMOS process with 4 to 5 polysilicon layers, 2 to 3 metal layers and 0.25μm 
minimum features.The product had a die size of approximately 204mm2. 
• 1999 - Intel Pentium III 
• The Pentium III returned to a more standard PGA package and integrated the cache on chip. The Pentium III was 
manufactured in a silicon gate CMOS process with 0.18μm linewidths, required 21 mask layers and had 1 polysilicon layer 
and 6 metal layers, the Pentium III had 28 million transistors, a 500 to 900MHz clock speed and a 140mm2 die size. 
9 
Lecture #1
2000 - Intel Pentium 4 
• The Pentium 4 introduced an 
integer unit running at twice 
the processor speed. The 
Pentium 4 was manufactured 
in a silicon gate CMOS 
process with 0.18μm 
linewidths, required 21 mask 
layers and had 1 polysilicon 
layer and 6 metal layers, the 
Pentium 4 had 42 million 
transistors, a 1,400 to 
2,500MHz clock speed and a 
224mm2 die size 
10 
Lecture #1
11 
Lecture #1
Die size trends 
12 
Lecture #1
Microprocessor trends 13 
Cell Construction Layers 
Product Process 
type 
Line 
width 
(μm) 
Transis 
tors 
(K) 
Mask 
layers Proc/bus 
(bits) 
Cell Construction # of Layers 
Clock 
(MHz) 
Voltage 
(V) 
Cache 
(Kbits) Poly Metal 
Die 
size 
(mm 
) 
1971 4004 PMOS 10 2.3 --- 4 0.108 12 0 1 1 13.5 
1972 8008 PMOS 10 3.5 --- 8 0.2 12 0 1 1 15.2 
1974 8080 NMOS 6.0 6.0 --- 8 2 12 0 1 1 20.0 
1976 8085 NMOS 3.0 6.5 --- 8 0.37 5 0 1 1 20.0 
1978 8086 NMOS 3.0 29 --- 16 5-10 5 0 1 1 28.6 
1979 8088 NMOS 3.0 29 --- 16/8 5-8 5 0 1 1 28.6 
1982 80286 CMOS 1.5 134 --- 16 6-12 5 0 1 2 68.7 
1985 80386DX CMOS 1.5 275 10 32 16-33 5 0 1 2 104.0 
1989 80486DX CMOS 1.0 1,200 12 32 25-50 5 0 1 3 163.0 
1992 80486DX2 CMOS 0.8 1,200 --- 32 50-66 5 0 1 3 81.0 
1993 Pentium BiCMOS 0.8 3,100 18 32/64 60-66 5 0 1 3 264.0 
1994 80486DX4 CMOS 0.5 1,600 32 75-100 5 0 1 3 
1995 Pentium 
Pro BiCMOS 0.35 5,500 20 32/64 150- 
200 --- 0 1 4 310.0 
1997 Pentium II CMOS 0.35 7,500 16 32/64 233- 
300 --- 0 1 4 209.0 
1998 Celeron CMOS 0.25 19,000 19 32/64 300- 
333 --- 128 1 5 
1999 Pentium 
III CMOS 0.18 28,000 21 32/64 500- 
733 --- 256 1 6 140.0 
2000 Pentium 4 CMOS 0.18 42,000 21 32/64 1,400- 
1,500 --- 256 1 6 224 
Lecture #1 
Year Product Process 
type 
Line 
width 
(μm) 
Transis 
tors 
(K) 
Mask 
layers 
Trans Type Size 
(μm) Poly Metal 
Die 
size 
(mm2) 
1970 1Kbit PMOS 8.0 4 6 3T P 2,400 1 1 9.7 
1974 4Kbit NMOS 8.0 8 6 1T P 1,280 1 1 14.5 
1976 16Kbit NMOS 5.0 16 7 1T P 500 2 1 19.4 
1979 64Kbit NMOS 3.0 66 8-10 1T P 180 2 1 31.0 
1982 256Kbit NMOS 
CMOS 
2.0 
1.5 262 --- 1T P 70 
40 2 1 45.0 
25.3 
1986 1Mbit CMOS 1.2 1,049 18 1T P, S, T 25 2-3 1 70.0 
1988 
1991 
1994 
1996 
4Mbit CMOS 
0.80 
0.50 
0.35 
0.30 
4,194 20-25 1T S, T 
12 
4.69 
2.30 
1.69 
2-3 2 
95.0 
37.1 
18.2 
13.4 
1991 
1994 
1996 
16Mbit CMOS 
0.50 
0.35 
0.30 
16.777 --- 1T S, F, T 
4.2 
2.06 
1.51 
3-4 2 
130.0 
63.7 
46.8 
1994 
1996 
1997 
1998 
1999 
2000 
64Mbit CMOS 
0.35 
0.30 
0.25 
0.23 
0.18 
0.15 
67,109 --- 1T H, C, F, T 
1.5 
1.1 
0.77 
0.65 
0.40 
0.28 
3-5 2-3 
150.0 
110.0 
77.0 
65.0 
40.0 
36.0 
1997 
1998 
1999 
2000 
2001 
128Mbit CMOS 
0.25 
0.23 
0.18 
0.15 
0.13 
131,072 --- 1T H, C, F, T --- 4-5 2-3 
102 
86 
53 
40 
35 
1998 
1999 
2000 
2001 
2002 
2003 
256Mbit CMOS 
0.23 
0.18 
0.15 
0.13 
0.11 
0.09 
262,144 --- 1T HC, T, HK, 
PI --- 4-5 2-3 
173.0 
106.0 
73.0 
55.0 
40 
35
Cell Construction # of Layers 
Year Product Process 
type 
Line 
width 
(μm) 
Transis 
tors 
(K) 
Mask 
layers 
Trans Type Size 
(μm) Poly Metal 
Die 
size 
(mm2) 
1970 1Kbit PMOS 8.0 4 6 3T P 2,400 1 1 9.7 
1974 4Kbit NMOS 8.0 8 6 1T P 1,280 1 1 14.5 
1976 16Kbit NMOS 5.0 16 7 1T P 500 2 1 19.4 
1979 64Kbit NMOS 3.0 66 8-10 1T P 180 2 1 31.0 
1982 256Kbit NMOS 
CMOS 
2.0 
1.5 262 --- 1T P 70 
40 2 1 45.0 
25.3 
1986 1Mbit CMOS 1.2 1,049 18 1T P, S, T 25 2-3 1 70.0 
1988 
1991 
1994 
1996 
4Mbit CMOS 
0.80 
0.50 
0.35 
0.30 
4,194 20-25 1T S, T 
12 
4.69 
2.30 
1.69 
2-3 2 
95.0 
37.1 
18.2 
13.4 
1991 
1994 
1996 
16Mbit CMOS 
0.50 
0.35 
0.30 
16.777 --- 1T S, F, T 
4.2 
2.06 
1.51 
3-4 2 
130.0 
63.7 
46.8 
1994 
1996 
1997 
1998 
1999 
2000 
64Mbit CMOS 
0.35 
0.30 
0.25 
0.23 
0.18 
0.15 
67,109 --- 1T H, C, F, T 
1.5 
1.1 
0.77 
0.65 
0.40 
0.28 
3-5 2-3 
150.0 
110.0 
77.0 
65.0 
40.0 
36.0 
1997 
1998 
1999 
2000 
2001 
128Mbit CMOS 
0.25 
0.23 
0.18 
0.15 
0.13 
131,072 --- 1T H, C, F, T --- 4-5 2-3 
102 
86 
53 
40 
35 
1998 
1999 
2000 
2001 
2002 
2003 
256Mbit CMOS 
0.23 
0.18 
0.15 
0.13 
0.11 
0.09 
262,144 --- 1T HC, T, HK, 
PI --- 4-5 2-3 
173.0 
106.0 
73.0 
55.0 
40 
35 
DRAM trends 
14 
Lecture #1
Crystalline or contaminate defects will kill the operation of an IC, so it is imperative that the 
silicon is ultra-pure. In order to create the best possible quality of silicon, a pure layer of 
silicon is grown on the raw wafer via an epitaxial growth process. This is known as the epi-layer. 
This layer is very thin - approximately 3 percent or less of the wafer thickness. As device 
complexity grows, the need for epi-wafers increases.
Basic 
lithography 
process flow
Defects kill yield and 
drive up manufacturing 
cost, so defect 
inspection is vital in the 
Fab.
Wafer probe or test is 
the first time that chips 
are tested to see if they 
function as they were 
designed to do.
Redundancy Repair is a 
process step almost 
exclusively used for memory 
chips
each pad on the die is 
connected to a 
corresponding pin on 
the package frame via 
a thin gold or 
aluminum wire 
(approx. 0.001" 
diameter).
5 fabrication
5 fabrication

More Related Content

What's hot

Making of a silicon chip
Making of a silicon chipMaking of a silicon chip
Making of a silicon chipsurabhi8
 
Introduction to VLSI
Introduction to VLSIIntroduction to VLSI
Introduction to VLSIShams Tabrej
 
Manufacture of silicon wafers from sand
Manufacture of silicon wafers from sand Manufacture of silicon wafers from sand
Manufacture of silicon wafers from sand Yuvrajchaudhary3
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyMurali Rai
 
New microsoft power point presentation
New microsoft power point presentationNew microsoft power point presentation
New microsoft power point presentationPotturi Bhavana
 
Fabrication of Semiconductors
Fabrication of SemiconductorsFabrication of Semiconductors
Fabrication of Semiconductorsaman1312
 
EC6601 VLSI Design CMOS Fabrication
EC6601 VLSI Design   CMOS FabricationEC6601 VLSI Design   CMOS Fabrication
EC6601 VLSI Design CMOS Fabricationchitrarengasamy
 
Cmos fabrication by suvayan samanta
Cmos fabrication by suvayan samantaCmos fabrication by suvayan samanta
Cmos fabrication by suvayan samantaSuvayan Samanta
 
Advanced mosfet architectures
Advanced mosfet architecturesAdvanced mosfet architectures
Advanced mosfet architecturesDenita Tom
 
CMOS Fabrication using P-well -VLSI
CMOS Fabrication  using P-well -VLSICMOS Fabrication  using P-well -VLSI
CMOS Fabrication using P-well -VLSINITHIN KALLE PALLY
 
integrated circuit febrication
integrated circuit febricationintegrated circuit febrication
integrated circuit febricationsky lark
 
Double Patterning (4/2 update)
Double Patterning (4/2 update)Double Patterning (4/2 update)
Double Patterning (4/2 update)Danny Luk
 
Microelectronics Basics
Microelectronics BasicsMicroelectronics Basics
Microelectronics BasicsAbhishek Kadam
 

What's hot (20)

Making of a silicon chip
Making of a silicon chipMaking of a silicon chip
Making of a silicon chip
 
Introduction to VLSI
Introduction to VLSIIntroduction to VLSI
Introduction to VLSI
 
GAA nano wire FET
GAA nano wire FETGAA nano wire FET
GAA nano wire FET
 
Manufacture of silicon wafers from sand
Manufacture of silicon wafers from sand Manufacture of silicon wafers from sand
Manufacture of silicon wafers from sand
 
Finfet Transistors
Finfet TransistorsFinfet Transistors
Finfet Transistors
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
 
vlsi annealing and masking
vlsi annealing and maskingvlsi annealing and masking
vlsi annealing and masking
 
New microsoft power point presentation
New microsoft power point presentationNew microsoft power point presentation
New microsoft power point presentation
 
Wafer preparation
Wafer preparationWafer preparation
Wafer preparation
 
Fabrication of Semiconductors
Fabrication of SemiconductorsFabrication of Semiconductors
Fabrication of Semiconductors
 
EC6601 VLSI Design CMOS Fabrication
EC6601 VLSI Design   CMOS FabricationEC6601 VLSI Design   CMOS Fabrication
EC6601 VLSI Design CMOS Fabrication
 
Ece 334 lecture 15-mosfet-basics
Ece 334 lecture 15-mosfet-basicsEce 334 lecture 15-mosfet-basics
Ece 334 lecture 15-mosfet-basics
 
Cmos fabrication by suvayan samanta
Cmos fabrication by suvayan samantaCmos fabrication by suvayan samanta
Cmos fabrication by suvayan samanta
 
Advanced mosfet architectures
Advanced mosfet architecturesAdvanced mosfet architectures
Advanced mosfet architectures
 
CMOS Fabrication using P-well -VLSI
CMOS Fabrication  using P-well -VLSICMOS Fabrication  using P-well -VLSI
CMOS Fabrication using P-well -VLSI
 
Basics Of VLSI
Basics Of VLSIBasics Of VLSI
Basics Of VLSI
 
integrated circuit febrication
integrated circuit febricationintegrated circuit febrication
integrated circuit febrication
 
Double Patterning (4/2 update)
Double Patterning (4/2 update)Double Patterning (4/2 update)
Double Patterning (4/2 update)
 
Rosh ppt
Rosh pptRosh ppt
Rosh ppt
 
Microelectronics Basics
Microelectronics BasicsMicroelectronics Basics
Microelectronics Basics
 

Similar to 5 fabrication

Semiconductor-based transistors (1).pptx
Semiconductor-based transistors (1).pptxSemiconductor-based transistors (1).pptx
Semiconductor-based transistors (1).pptxHasanHasani18
 
CSE460 Lecture 1.pptx.pdf
CSE460 Lecture 1.pptx.pdfCSE460 Lecture 1.pptx.pdf
CSE460 Lecture 1.pptx.pdfFarhanFaruk3
 
Chips and it’s Manufacturing.pptx
Chips and it’s Manufacturing.pptxChips and it’s Manufacturing.pptx
Chips and it’s Manufacturing.pptxMirzaAliMughal
 
CMOS_Basics_PPT.pdf
CMOS_Basics_PPT.pdfCMOS_Basics_PPT.pdf
CMOS_Basics_PPT.pdfRaviShah190
 
Fabrication steps of IC
Fabrication steps of ICFabrication steps of IC
Fabrication steps of ICGowri Kishore
 
Integrated circuit
Integrated circuitIntegrated circuit
Integrated circuitjhamapits
 
Intel proccessor manufacturing
Intel proccessor manufacturingIntel proccessor manufacturing
Intel proccessor manufacturingTirtha Mal
 
piguet_sesion_2_09.pdf
piguet_sesion_2_09.pdfpiguet_sesion_2_09.pdf
piguet_sesion_2_09.pdfssuser1e7d57
 
integrated circuits
integrated circuitsintegrated circuits
integrated circuitsAJAL A J
 
Lecture 0 History of Microprocessors and Microcontrollers
Lecture 0 History of Microprocessors and Microcontrollers Lecture 0 History of Microprocessors and Microcontrollers
Lecture 0 History of Microprocessors and Microcontrollers Zeeshan Ahmed
 
IC Technology
IC Technology IC Technology
IC Technology sdpable
 
Ic Technology
Ic Technology Ic Technology
Ic Technology sdpable
 
ETE444-lec1-nano-introduction.ppt
ETE444-lec1-nano-introduction.pptETE444-lec1-nano-introduction.ppt
ETE444-lec1-nano-introduction.pptmashiur
 

Similar to 5 fabrication (20)

VLSI Trends.pptx
VLSI Trends.pptxVLSI Trends.pptx
VLSI Trends.pptx
 
Semiconductor-based transistors (1).pptx
Semiconductor-based transistors (1).pptxSemiconductor-based transistors (1).pptx
Semiconductor-based transistors (1).pptx
 
L1,2,3.pdf
L1,2,3.pdfL1,2,3.pdf
L1,2,3.pdf
 
CSE460 Lecture 1.pptx.pdf
CSE460 Lecture 1.pptx.pdfCSE460 Lecture 1.pptx.pdf
CSE460 Lecture 1.pptx.pdf
 
1 1 vlsi introduction_overview
1 1 vlsi introduction_overview1 1 vlsi introduction_overview
1 1 vlsi introduction_overview
 
Chips and it’s Manufacturing.pptx
Chips and it’s Manufacturing.pptxChips and it’s Manufacturing.pptx
Chips and it’s Manufacturing.pptx
 
CMOS_Basics_PPT.pdf
CMOS_Basics_PPT.pdfCMOS_Basics_PPT.pdf
CMOS_Basics_PPT.pdf
 
Storage devices
Storage devicesStorage devices
Storage devices
 
Fabrication steps of IC
Fabrication steps of ICFabrication steps of IC
Fabrication steps of IC
 
Vlsi
VlsiVlsi
Vlsi
 
Integrated circuit
Integrated circuitIntegrated circuit
Integrated circuit
 
basic vlsi ppt
basic vlsi pptbasic vlsi ppt
basic vlsi ppt
 
Intel proccessor manufacturing
Intel proccessor manufacturingIntel proccessor manufacturing
Intel proccessor manufacturing
 
piguet_sesion_2_09.pdf
piguet_sesion_2_09.pdfpiguet_sesion_2_09.pdf
piguet_sesion_2_09.pdf
 
integrated circuits
integrated circuitsintegrated circuits
integrated circuits
 
Vlsi circuit design
Vlsi circuit designVlsi circuit design
Vlsi circuit design
 
Lecture 0 History of Microprocessors and Microcontrollers
Lecture 0 History of Microprocessors and Microcontrollers Lecture 0 History of Microprocessors and Microcontrollers
Lecture 0 History of Microprocessors and Microcontrollers
 
IC Technology
IC Technology IC Technology
IC Technology
 
Ic Technology
Ic Technology Ic Technology
Ic Technology
 
ETE444-lec1-nano-introduction.ppt
ETE444-lec1-nano-introduction.pptETE444-lec1-nano-introduction.ppt
ETE444-lec1-nano-introduction.ppt
 

Recently uploaded

microprocessor 8085 and its interfacing
microprocessor 8085  and its interfacingmicroprocessor 8085  and its interfacing
microprocessor 8085 and its interfacingjaychoudhary37
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girlsssuser7cb4ff
 
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ
 
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVHARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVRajaP95
 
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidmain PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidNikhilNagaraju
 
Introduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptxIntroduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptxvipinkmenon1
 
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxWhat are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxwendy cai
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile servicerehmti665
 
power system scada applications and uses
power system scada applications and usespower system scada applications and uses
power system scada applications and usesDevarapalliHaritha
 
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...srsj9000
 
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.eptoze12
 
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )Tsuyoshi Horigome
 
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...ranjana rawat
 
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...ZTE
 
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130Suhani Kapoor
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxJoão Esperancinha
 
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCLCurrent Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCLDeelipZope
 
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICSAPPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICSKurinjimalarL3
 
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerAnamika Sarkar
 

Recently uploaded (20)

microprocessor 8085 and its interfacing
microprocessor 8085  and its interfacingmicroprocessor 8085  and its interfacing
microprocessor 8085 and its interfacing
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
 
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCRCall Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
 
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
 
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVHARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
 
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidmain PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
 
Introduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptxIntroduction to Microprocesso programming and interfacing.pptx
Introduction to Microprocesso programming and interfacing.pptx
 
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxWhat are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
 
power system scada applications and uses
power system scada applications and usespower system scada applications and uses
power system scada applications and uses
 
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
 
Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.Oxy acetylene welding presentation note.
Oxy acetylene welding presentation note.
 
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
 
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
 
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
ZXCTN 5804 / ZTE PTN / ZTE POTN / ZTE 5804 PTN / ZTE POTN 5804 ( 100/200 GE Z...
 
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
 
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCLCurrent Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCL
 
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICSAPPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
 
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
 

5 fabrication

  • 3.
  • 4.
  • 5. It is not sufficient any longer to think a silicon oxidation simply a chemical reaction between silicon and oxygen that grows SiO2. Today we must understand that detailed bonding between silicon and oxygen atoms and kinetics that drive this reaction on atomic basis.
  • 6. IC Fabrication Technology: Brief History • 1940s - setting the stage - the initial inventions that made integrated EE439/539 circuits possible. • In 1945, Bell Labs established a group to develop a semiconductor replacement for the vacuum tube. The group led by William Shockley, included, John Bardeen, Walter Brattain and others. • In 1947 Bardeen and Brattain and Shockley succeeded in creating an amplifying circuit utilizing a point-contact "transfer resistance" device that later became known as a transistor. • In 1951 Shockley developed the junction transistor, a more practical form of the transistor. • By 1954 the transistor was an essential component of the telephone system and the transistor first appeared in hearing aids followed by radios. 1 Lecture #1
  • 7. The transistor invented at Bell lab. in 1947 In 1956 the importance of the invention of the transistor by Bardeen, Brattain and Shockley was recognized by the Nobel Prize in physics. 2 Lecture #1
  • 8. 1958 - Integrated circuit invented September 12th 1958 Jack Kilby at Texas instrument had built a simple oscillator IC with five integrated components (resistors, capacitors, distributed capacitors and transistors) In 2000 the importance of the IC was recognized when Kilby shared the Nobel prize in physics with two others. Kilby was sited by the Nobel committee "for his part in the invention of the integrated circuit a simple oscillator IC 3 Lecture #1
  • 9. 1959 - Planar technology invented • Kilby's invention had a serious drawback, the individual circuit elements were connected together with gold wires making the circuit difficult to scale up to any complexity. • By late 1958 Jean Hoerni at Fairchild had developed a structure with N and P junctions formed in silicon. Over the junctions a thin layer of silicon dioxide was used as an insulator and holes were etched open in the silicon dioxide to connect to the junctions. • In 1959, Robert Noyce also of Fairchild had the idea to evaporate a thin metal layer over the circuits created by Hoerni's process. • The metal layer connected down to the junctions through the holes in the silicon dioxide and was then etched into a pattern to interconnect the circuit. Planar technology set the stage for complex integrated circuits and is the process used today. Planar technology 4 Lecture #1
  • 10. IC Fabrication Technology: History (cont.) • 1960 - Epitaxial deposition developed • Bell Labs developed the technique of Epitaxial Deposition whereby a single crystal layer of material is deposited on a crystalline substrate. Epitaxial deposition is widely used in bipolar and sub-micron CMOS fabrication. • 1960 - First MOSFET fabricated • Kahng at Bell Labs fabricates the first MOSFET. • 1961 - First commercial ICs • Fairchild and Texas Instruments both introduce commercial ICs. • 1962 - Transistor-Transistor Logic invented • 1962 - Semiconductor industry surpasses $1-billion in sales • 1963 - First MOS IC • RCA produces the first PMOS IC. 5 Lecture #1
  • 11. 1963 - CMOS invented • Frank Wanlass at Fairchild Semiconductor originated and published the idea of complementary-MOS (CMOS). • It occurred to Wanlass that a complementary circuit of NMOS and PMOS would draw very little current. Initially Wanlass tried to make a monolithic solution, but eventually he was forced to prove the concept with discrete devices. • Enhancement mode NMOS transistors were not yet available and so Wanlass was used a depletion mode device biased to the off-state. • Amazingly CMOS shrank standby power by six orders of magnitude over equivalent bipolar or PMOS logic gates. • On June 18, 1963 Wanlass applied for a patent. On December 5th 1967 Wanlass was issued U.S. Patent # 3,356,858 for "Low Stand-By Power Complementary Field Effect Circuitry". • CMOS forms the basis of the vast majority of all high density ICs manufactured today. 6 Lecture #1
  • 12. 1965 - Moore's law • In 1965 Gordon Moore, director of research and development at Fairchild Semiconductor wrote a paper for Electronics entitled "Cramming more components onto integrated circuits". • In the paper Moore observed that "The complexity for minimum component cost has increased at a rate of roughly a factor of two per year". This observation became known as Moore's law, the number of components per IC double every year. • Moore's law was later amended to, the number of components per IC doubles every 18 months. • Moore's law hold to this day. 7 Lecture #1
  • 13. 1971 - Microprocessor invented • The combination of the Busicom (Japanese calculator company) and the Intel came together and by 1971 the 4004 the first 4-bit microprocessor was in production. The 4004 processor required roughly 2,300 transistors to implement, used a silicon gate PMOS process with 10μm linewidths, had a 108KHz clock speed. In 1974 Intel introduced the 8080, the first commercially successful microprocessor. • 1972 - Intel 8008 • The 8008 was the 8 bit successor to the 4004 and was used in the Mark-8 computer, one of the first home computers. • The 8008 had 3,500 transistors, a 200kHz clock speed and a 15.2mm2 die size. 8 Lecture #1
  • 14. 1993-first Pentium processor invented • 1993 - Intel Pentium I • The Pentium is the first processor from Intel capable of executing more than 1 instruction per clock cycle. The Pentium was manufactured in a silicon gate BiCMOS process with 0.8μm linewidths, required 18 mask layers and had 1 polysilicon layer and 3 metal layers, the Pentium had 3.1 million transistors, a 60 to 66MHz clock speed and a 264mm2 die size. • 1994 - Semiconductor Industry passes $100-billion. • 1994 - 64Mbit DRAM • The 64Mbit DRAM was produced on a CMOS process with 3 to 5 polysilicon layers, 2 to 3 metal layers and 0.35μm minimum features. The resulting product had a 1.5μm2 memory cell size. • 1997 - Intel Pentium II • The Pentium II was manufactured in a silicon gate CMOS process with 0.35μm linewidths, required 16 mask layers and had 1 polysilicon layer and 4 metal layers, the Pentium II had 7.5 million transistors, a 233 to 300MHz clock speed and a 209mm2 die size. • 1998 - 256Mbit DRAM • The 256Mbit DRAM was produced on a CMOS process with 4 to 5 polysilicon layers, 2 to 3 metal layers and 0.25μm minimum features.The product had a die size of approximately 204mm2. • 1999 - Intel Pentium III • The Pentium III returned to a more standard PGA package and integrated the cache on chip. The Pentium III was manufactured in a silicon gate CMOS process with 0.18μm linewidths, required 21 mask layers and had 1 polysilicon layer and 6 metal layers, the Pentium III had 28 million transistors, a 500 to 900MHz clock speed and a 140mm2 die size. 9 Lecture #1
  • 15. 2000 - Intel Pentium 4 • The Pentium 4 introduced an integer unit running at twice the processor speed. The Pentium 4 was manufactured in a silicon gate CMOS process with 0.18μm linewidths, required 21 mask layers and had 1 polysilicon layer and 6 metal layers, the Pentium 4 had 42 million transistors, a 1,400 to 2,500MHz clock speed and a 224mm2 die size 10 Lecture #1
  • 17. Die size trends 12 Lecture #1
  • 18. Microprocessor trends 13 Cell Construction Layers Product Process type Line width (μm) Transis tors (K) Mask layers Proc/bus (bits) Cell Construction # of Layers Clock (MHz) Voltage (V) Cache (Kbits) Poly Metal Die size (mm ) 1971 4004 PMOS 10 2.3 --- 4 0.108 12 0 1 1 13.5 1972 8008 PMOS 10 3.5 --- 8 0.2 12 0 1 1 15.2 1974 8080 NMOS 6.0 6.0 --- 8 2 12 0 1 1 20.0 1976 8085 NMOS 3.0 6.5 --- 8 0.37 5 0 1 1 20.0 1978 8086 NMOS 3.0 29 --- 16 5-10 5 0 1 1 28.6 1979 8088 NMOS 3.0 29 --- 16/8 5-8 5 0 1 1 28.6 1982 80286 CMOS 1.5 134 --- 16 6-12 5 0 1 2 68.7 1985 80386DX CMOS 1.5 275 10 32 16-33 5 0 1 2 104.0 1989 80486DX CMOS 1.0 1,200 12 32 25-50 5 0 1 3 163.0 1992 80486DX2 CMOS 0.8 1,200 --- 32 50-66 5 0 1 3 81.0 1993 Pentium BiCMOS 0.8 3,100 18 32/64 60-66 5 0 1 3 264.0 1994 80486DX4 CMOS 0.5 1,600 32 75-100 5 0 1 3 1995 Pentium Pro BiCMOS 0.35 5,500 20 32/64 150- 200 --- 0 1 4 310.0 1997 Pentium II CMOS 0.35 7,500 16 32/64 233- 300 --- 0 1 4 209.0 1998 Celeron CMOS 0.25 19,000 19 32/64 300- 333 --- 128 1 5 1999 Pentium III CMOS 0.18 28,000 21 32/64 500- 733 --- 256 1 6 140.0 2000 Pentium 4 CMOS 0.18 42,000 21 32/64 1,400- 1,500 --- 256 1 6 224 Lecture #1 Year Product Process type Line width (μm) Transis tors (K) Mask layers Trans Type Size (μm) Poly Metal Die size (mm2) 1970 1Kbit PMOS 8.0 4 6 3T P 2,400 1 1 9.7 1974 4Kbit NMOS 8.0 8 6 1T P 1,280 1 1 14.5 1976 16Kbit NMOS 5.0 16 7 1T P 500 2 1 19.4 1979 64Kbit NMOS 3.0 66 8-10 1T P 180 2 1 31.0 1982 256Kbit NMOS CMOS 2.0 1.5 262 --- 1T P 70 40 2 1 45.0 25.3 1986 1Mbit CMOS 1.2 1,049 18 1T P, S, T 25 2-3 1 70.0 1988 1991 1994 1996 4Mbit CMOS 0.80 0.50 0.35 0.30 4,194 20-25 1T S, T 12 4.69 2.30 1.69 2-3 2 95.0 37.1 18.2 13.4 1991 1994 1996 16Mbit CMOS 0.50 0.35 0.30 16.777 --- 1T S, F, T 4.2 2.06 1.51 3-4 2 130.0 63.7 46.8 1994 1996 1997 1998 1999 2000 64Mbit CMOS 0.35 0.30 0.25 0.23 0.18 0.15 67,109 --- 1T H, C, F, T 1.5 1.1 0.77 0.65 0.40 0.28 3-5 2-3 150.0 110.0 77.0 65.0 40.0 36.0 1997 1998 1999 2000 2001 128Mbit CMOS 0.25 0.23 0.18 0.15 0.13 131,072 --- 1T H, C, F, T --- 4-5 2-3 102 86 53 40 35 1998 1999 2000 2001 2002 2003 256Mbit CMOS 0.23 0.18 0.15 0.13 0.11 0.09 262,144 --- 1T HC, T, HK, PI --- 4-5 2-3 173.0 106.0 73.0 55.0 40 35
  • 19. Cell Construction # of Layers Year Product Process type Line width (μm) Transis tors (K) Mask layers Trans Type Size (μm) Poly Metal Die size (mm2) 1970 1Kbit PMOS 8.0 4 6 3T P 2,400 1 1 9.7 1974 4Kbit NMOS 8.0 8 6 1T P 1,280 1 1 14.5 1976 16Kbit NMOS 5.0 16 7 1T P 500 2 1 19.4 1979 64Kbit NMOS 3.0 66 8-10 1T P 180 2 1 31.0 1982 256Kbit NMOS CMOS 2.0 1.5 262 --- 1T P 70 40 2 1 45.0 25.3 1986 1Mbit CMOS 1.2 1,049 18 1T P, S, T 25 2-3 1 70.0 1988 1991 1994 1996 4Mbit CMOS 0.80 0.50 0.35 0.30 4,194 20-25 1T S, T 12 4.69 2.30 1.69 2-3 2 95.0 37.1 18.2 13.4 1991 1994 1996 16Mbit CMOS 0.50 0.35 0.30 16.777 --- 1T S, F, T 4.2 2.06 1.51 3-4 2 130.0 63.7 46.8 1994 1996 1997 1998 1999 2000 64Mbit CMOS 0.35 0.30 0.25 0.23 0.18 0.15 67,109 --- 1T H, C, F, T 1.5 1.1 0.77 0.65 0.40 0.28 3-5 2-3 150.0 110.0 77.0 65.0 40.0 36.0 1997 1998 1999 2000 2001 128Mbit CMOS 0.25 0.23 0.18 0.15 0.13 131,072 --- 1T H, C, F, T --- 4-5 2-3 102 86 53 40 35 1998 1999 2000 2001 2002 2003 256Mbit CMOS 0.23 0.18 0.15 0.13 0.11 0.09 262,144 --- 1T HC, T, HK, PI --- 4-5 2-3 173.0 106.0 73.0 55.0 40 35 DRAM trends 14 Lecture #1
  • 20.
  • 21.
  • 22.
  • 23.
  • 24.
  • 25.
  • 26. Crystalline or contaminate defects will kill the operation of an IC, so it is imperative that the silicon is ultra-pure. In order to create the best possible quality of silicon, a pure layer of silicon is grown on the raw wafer via an epitaxial growth process. This is known as the epi-layer. This layer is very thin - approximately 3 percent or less of the wafer thickness. As device complexity grows, the need for epi-wafers increases.
  • 27.
  • 29.
  • 30.
  • 31.
  • 32.
  • 33.
  • 34.
  • 35.
  • 36.
  • 37.
  • 38.
  • 39. Defects kill yield and drive up manufacturing cost, so defect inspection is vital in the Fab.
  • 40.
  • 41. Wafer probe or test is the first time that chips are tested to see if they function as they were designed to do.
  • 42. Redundancy Repair is a process step almost exclusively used for memory chips
  • 43. each pad on the die is connected to a corresponding pin on the package frame via a thin gold or aluminum wire (approx. 0.001" diameter).