The document describes the implementation of an encryption algorithm in VHDL. It includes the design of an ALU, program counter that can jump, and expanded memory. The ALU was changed to support hierarchical operation codes and branch logic. The program counter can now jump via a 7-bit MUX. Memory was also expanded. Simulation results verified the correctness of encryption for each character and generation of an authentication tag.