2. • Dual port memory with seperate Read/Write port
• Can be excellent for FIFO implementation
• Multiple blocks can be cascaded to create larger memory
• Dual or single‐port memory
• http://allaboutfpga.com/block‐ram‐and‐distributed‐ram‐in‐xilinx‐
fpga/
• Using On‐Chip Memory is faster then using Off‐Chip Memory, but On
Chip Memory is smaller in size then for instance Off‐Chip DDR
Vincent Claes
3. • Configurable Logic Blocks configured as Distributed RAM
• Single and Dual port
• Cascaded LUTs to increase RAM size
• Synchronous write and Synchronous/Asynchronous Read
Vincent Claes