Parth Pandya
2 SlideShares 3 Followers
Personal Information
Organization / Workplace
Hyderabad Area, India India
Occupation
Verification Engineer at Xilinx
Industry
Electronics / Computer Hardware
About
Functional Verification Engineer with experience in development of verification environment, testcases for module and system level verification. Experience in understanding and debugging verilog behavioral design.
Contact Details
Tags
uvm bit bash register model
See more

Presentations

(2)

Sv assertion

11 years ago • 506 Views

UVM Ral model usage

9 years ago • 2950 Views

Likes

(1)

UVM Ral model usage

Parth Pandya • 9 years ago
Personal Information
Organization / Workplace
Hyderabad Area, India India
Occupation
Verification Engineer at Xilinx
Industry
Electronics / Computer Hardware
About
Functional Verification Engineer with experience in development of verification environment, testcases for module and system level verification. Experience in understanding and debugging verilog behavioral design.
Tags
uvm bit bash register model
See more