SlideShare a Scribd company logo
1 of 14
Download to read offline
ITERATION BOUND
• Feedback loops impose inherent fundamental
lower bound on the achievable iteration or
sample period
• IB is a characteristics of the representation of an
algorithm in the form of a DFG
• Different representation of the same algorithm –
different IB
• Not possible to achieve iteration period less than
the iteration bound
• Two techniques
– Longest path matrix
– Minimum cycle mean method
• Iteration of a node is the execution of the node
exactly once
• Iteration of the DFG is the execution of each node
in the DFG exactly once
• Precedence constraints
• Intra-iteration
• Inter-iteration
• Critical path
• The path with the longest computation time among all
paths that contains zero delays
Critical path is the minimum computation time
for one iteration of the DFG
DFG – recursive and nonrecursive
Recursive DFG has a fundamental limit on how
fast the DSP program can be implemented in
hardware – the limit is called iteration bound
LOOP BOUND
• A loop is a directed path that begins and ends at
the same node
• loop/ cycle
• Loop bound – lower bound on the loop
computation time
• Loop bound of the j-thloop: defined as Tj/Wj,
where Tjis the loop computation time & Wj is the
number of delays in the loop
• Number of loops in a DFG can be exponential
with respect to the number of nodes
Iteration bound
Iteration bound
Iteration bound
Iteration bound
Iteration bound
Iteration bound
Iteration bound

More Related Content

What's hot

ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and Algorithms
Deiptii Das
 

What's hot (20)

Sigma-Delta Analog to Digital Converters
Sigma-Delta Analog to Digital ConvertersSigma-Delta Analog to Digital Converters
Sigma-Delta Analog to Digital Converters
 
Pll ppt
Pll pptPll ppt
Pll ppt
 
DPCM
DPCMDPCM
DPCM
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
 
Advd lecture 7 logical effort
Advd   lecture 7 logical effortAdvd   lecture 7 logical effort
Advd lecture 7 logical effort
 
Driving large capacitive loads
Driving large capacitive loadsDriving large capacitive loads
Driving large capacitive loads
 
9. parameters of mobile multipath channels
9. parameters of mobile multipath channels9. parameters of mobile multipath channels
9. parameters of mobile multipath channels
 
QAM
QAMQAM
QAM
 
Digital communication unit II
Digital communication unit IIDigital communication unit II
Digital communication unit II
 
Adaptive delta modulation
Adaptive delta modulationAdaptive delta modulation
Adaptive delta modulation
 
Interconnect timing model
Interconnect  timing modelInterconnect  timing model
Interconnect timing model
 
Verilog Tutorial - Verilog HDL Tutorial with Examples
Verilog Tutorial - Verilog HDL Tutorial with ExamplesVerilog Tutorial - Verilog HDL Tutorial with Examples
Verilog Tutorial - Verilog HDL Tutorial with Examples
 
Sta by usha_mehta
Sta by usha_mehtaSta by usha_mehta
Sta by usha_mehta
 
SRAM
SRAMSRAM
SRAM
 
Radar signal processing
Radar signal processingRadar signal processing
Radar signal processing
 
Low noise amplifier
Low noise amplifierLow noise amplifier
Low noise amplifier
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and Algorithms
 
Low Power Techniques
Low Power TechniquesLow Power Techniques
Low Power Techniques
 
combat fading in wireless
combat fading in wirelesscombat fading in wireless
combat fading in wireless
 
Ofdm for wireless
Ofdm for wirelessOfdm for wireless
Ofdm for wireless
 

Similar to Iteration bound

Similar to Iteration bound (20)

Computer_Organization and architecture _unit 1.pptx
Computer_Organization and architecture _unit 1.pptxComputer_Organization and architecture _unit 1.pptx
Computer_Organization and architecture _unit 1.pptx
 
Advanced processor principles
Advanced processor principlesAdvanced processor principles
Advanced processor principles
 
Presentation.pdf
Presentation.pdfPresentation.pdf
Presentation.pdf
 
RISC.ppt
RISC.pptRISC.ppt
RISC.ppt
 
13 risc
13 risc13 risc
13 risc
 
Reduced instruction set computers
Reduced instruction set computersReduced instruction set computers
Reduced instruction set computers
 
13 risc
13 risc13 risc
13 risc
 
Code Optimization
Code OptimizationCode Optimization
Code Optimization
 
Threads
ThreadsThreads
Threads
 
Multithreaded processors ppt
Multithreaded processors pptMultithreaded processors ppt
Multithreaded processors ppt
 
Pipelining
PipeliningPipelining
Pipelining
 
3 Pipelining
3 Pipelining3 Pipelining
3 Pipelining
 
Distributed Deep learning Training.
Distributed Deep learning Training.Distributed Deep learning Training.
Distributed Deep learning Training.
 
Low power
Low powerLow power
Low power
 
dsd for traditional system design for elecronics.ppt
dsd for traditional system design for elecronics.pptdsd for traditional system design for elecronics.ppt
dsd for traditional system design for elecronics.ppt
 
Pipelining slides
Pipelining slides Pipelining slides
Pipelining slides
 
Coa.ppt2
Coa.ppt2Coa.ppt2
Coa.ppt2
 
13 risc
13 risc13 risc
13 risc
 
Basics of micro controllers for biginners
Basics of  micro controllers for biginnersBasics of  micro controllers for biginners
Basics of micro controllers for biginners
 
SOC System Design Approach
SOC System Design ApproachSOC System Design Approach
SOC System Design Approach
 

More from Anbuselvi Mathivanan (6)

AMBA.ppt
AMBA.pptAMBA.ppt
AMBA.ppt
 
ARM programmer's model.pdf
ARM programmer's model.pdfARM programmer's model.pdf
ARM programmer's model.pdf
 
batteries-08-00266.pdf
batteries-08-00266.pdfbatteries-08-00266.pdf
batteries-08-00266.pdf
 
evaluator-report-Part-B-pg-engg-v0.pdf
evaluator-report-Part-B-pg-engg-v0.pdfevaluator-report-Part-B-pg-engg-v0.pdf
evaluator-report-Part-B-pg-engg-v0.pdf
 
CAN BUS.ppt
CAN BUS.pptCAN BUS.ppt
CAN BUS.ppt
 
Introduction to PIC.pptx
Introduction to PIC.pptxIntroduction to PIC.pptx
Introduction to PIC.pptx
 

Iteration bound

  • 2.
  • 3. • Feedback loops impose inherent fundamental lower bound on the achievable iteration or sample period • IB is a characteristics of the representation of an algorithm in the form of a DFG • Different representation of the same algorithm – different IB • Not possible to achieve iteration period less than the iteration bound • Two techniques – Longest path matrix – Minimum cycle mean method
  • 4.
  • 5. • Iteration of a node is the execution of the node exactly once • Iteration of the DFG is the execution of each node in the DFG exactly once • Precedence constraints • Intra-iteration • Inter-iteration • Critical path • The path with the longest computation time among all paths that contains zero delays
  • 6. Critical path is the minimum computation time for one iteration of the DFG DFG – recursive and nonrecursive Recursive DFG has a fundamental limit on how fast the DSP program can be implemented in hardware – the limit is called iteration bound
  • 7. LOOP BOUND • A loop is a directed path that begins and ends at the same node • loop/ cycle • Loop bound – lower bound on the loop computation time • Loop bound of the j-thloop: defined as Tj/Wj, where Tjis the loop computation time & Wj is the number of delays in the loop • Number of loops in a DFG can be exponential with respect to the number of nodes