SlideShare a Scribd company logo
1 of 14
Department of Collegiate and Technical Education
DSPALGORITHM AND ARCHITECTURE
(15EC751/17EC751/18EC734)
Module 3
PROGRAMMABLE DIGITAL SIGNAL
PROCESSORS
SESSION 5
E&C Engineering, 15EC751/17EC751/18EC734
1
 To understand the data addressing modes of
TMS320C54xx processors.
 To understand Memory space and Program Control of
TMS320C54XX processors.
Learning objectives
E&C Engineering, 15EC751/17EC751/18EC734 2
 Memory Mapped Register AM
Stack AM
 Memory space of TMS320C54XX
Program Control of TMS320C54XX
Table of Content
E&C Engineering, 15EC751/17EC751/18EC734
3
Memory-Mapped Register
Addressing
E&C Engineering, 15EC751/17EC751/18EC734
4
 Used to access the memory-mapped registers without
affecting either the current data- page pointer (DP)
value or stack-pointer (SP) value.
 This mode Works for direct and indirect addressing
Example: if AR1 is used indirectly to point to a memory mapped register using
the memory mapped register addressing mode and its contents are 3825h, then
AR1 points to the timer period register(PRD), since the 7 LSBs of AR1 are 25h,
which is the address of the PRD register. After execution AR1 contains 0025h.
Stack Addressing
 Used to store the return address during the servicing of interrupts
and invoking of subroutines.
 It can also be used to pass parameters to subroutines during program
execution.
 Stack is filled from the highest to the lowest memory address and
emptied from the lowest to the highest address.
 A 16 bit stack pointer(SP) is used to address the stack location and it
points to the last element stored onto the stack.
 Instruction that access the stack for saving and recovering data on the
stack consists of PUSHD, PUSHM, POPD, and POPM.
E&C Engineering, 15EC751/17EC751/18EC734
5
Memory Space of TMS320C54xx
Processors
E&C Engineering,
15EC751/17EC751/18EC734
6
 A total of 128k words of memory extendable up to 8192k
words.
 This includes both program memory and data memory.
 Within this space, RAM, ROM, EPROM, EEPROM or
Memory mapped peripherals may reside either on or off
chip.
 Data memory: To store data required to run programs &
for external memory mapped registers.
 Program memory: To store program instructions & tables used
in the execution of programs.
 Organized into 128 pages, each of 64k word size
E&C Engineering, 15EC751/17EC751/18EC734 7
Program Control
 The program control unit of TMS320C54XX processors
contains program counter (PC), the program counter related
H/W, hard stack, repeat counters &status registers.
 PC addresses memory in several ways namely:
Branch: The PC is loaded with the immediate value following the
branch instruction
 Subroutine call: The PC is loaded with the immediate
value following the call instruction
 Interrupt: The PC is loaded with the address of the appropriate
interrupt vector.
 End of a block repeat loop: The PC is loaded with the contents
of the block repeat program address start register..
E&C Engineering, 15EC751/17EC751/18EC734 8
E&C Engineering, 15EC751/17EC751/18EC734 9
 End of a block repeat loop: The PC is loaded with the
contents of the block repeat program address start register.
Return: The PC is loaded from the top of the stack.
 The program counter-related hardware PAGEN provides
for the above options.
 The stack is used to save and restore the PC value during
subroutine calls and interrupts. It can also be used to save
and restore the accumulator low word or a data memory
value when required.
 ‘54xx processors provide hardware support for repetitive
execution of either a single instruction or a block of
instructions. Repeat counters are used for this purpose.
E&C Engineering, 15EC751/17EC751/18EC734 10
 A single instructions can be repeated N+1 times by
loading the value N in the repeat counter
register(RC).
 A block of instructions can be repeated N+1 times by
loading the value N in the repeat counter
register(RC).
LEARNING OUTCOME
To understand and remember Memory mapped
and Stack addressing modes of
TMS320C54XX device.
 Also to understand and remember Memory
space and program control of TMS320C54XX.
E&C Engineering, 15EC751/17EC751/18EC734
11
REFERENCES:
“Digital Signal Processing”, Avatar Singh and S.
Srinivasan, Thomson Learning, 2004.
REFERENCE BOOKS:
1.Digital Signal Processing: A practical approach, Ifeachor
E. C., Jervis B. W Pearson- Education, PHI/ 2002
2.“Digital Signal Processors”, B Venkataramani and M
Bhaskar TMH, 2002
3. “Architectures for Digital Signal Processing”, Peter
Pirsch John Weily, 2007
E&C Engineering, 15EC751/17EC751/18EC734
12
CHAIRMAN : Dr. Rangaraju
H.O.D : Dr Revanna C R
Content Developer: Prof.Hemanth kumar C S
Moderator: Prof.Hemanth Kumar C S
Prof. Roopashree D
E&C Engineering, 15EC751/17EC751/18EC734
13
QUESTIONS ?
E&C Engineering, 15EC751/17EC751/18EC734
14

More Related Content

Similar to ECE_18EC734_M3S5.ppt.pptx

Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)
Mahesh Kumar Attri
 
Microcontroladores: introducción a la programación en lenguaje ensamblador AVR
Microcontroladores: introducción a la programación en lenguaje ensamblador AVRMicrocontroladores: introducción a la programación en lenguaje ensamblador AVR
Microcontroladores: introducción a la programación en lenguaje ensamblador AVR
SANTIAGO PABLO ALBERTO
 

Similar to ECE_18EC734_M3S5.ppt.pptx (20)

Cpu execution
Cpu executionCpu execution
Cpu execution
 
CS304PC:Computer Organization and Architecture Session 5 Basic Computer Orga...
CS304PC:Computer Organization and Architecture  Session 5 Basic Computer Orga...CS304PC:Computer Organization and Architecture  Session 5 Basic Computer Orga...
CS304PC:Computer Organization and Architecture Session 5 Basic Computer Orga...
 
Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2
 
Adaptive bank management[1]
Adaptive bank management[1]Adaptive bank management[1]
Adaptive bank management[1]
 
GOWTHAM REPORT
GOWTHAM REPORTGOWTHAM REPORT
GOWTHAM REPORT
 
unit2 (1).ppt
unit2 (1).pptunit2 (1).ppt
unit2 (1).ppt
 
pdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.pptpdfslide.net_morris-mano-ppt.ppt
pdfslide.net_morris-mano-ppt.ppt
 
VJITSk 6713 user manual
VJITSk 6713 user manualVJITSk 6713 user manual
VJITSk 6713 user manual
 
IMPLEMENTATION OF USER INTERFACE FOR MICROPROCESSOR TRAINER
IMPLEMENTATION OF USER INTERFACE FOR MICROPROCESSOR TRAINER IMPLEMENTATION OF USER INTERFACE FOR MICROPROCESSOR TRAINER
IMPLEMENTATION OF USER INTERFACE FOR MICROPROCESSOR TRAINER
 
Computer engineering - overview of microprocessors
Computer engineering - overview of microprocessorsComputer engineering - overview of microprocessors
Computer engineering - overview of microprocessors
 
Ee6403 --unit v -digital signal processors
Ee6403 --unit v -digital signal processorsEe6403 --unit v -digital signal processors
Ee6403 --unit v -digital signal processors
 
Microcontroller pic 16 f877 registers memory ports
Microcontroller pic 16 f877 registers memory portsMicrocontroller pic 16 f877 registers memory ports
Microcontroller pic 16 f877 registers memory ports
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
 
Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)
 
Design & Simulation of RISC Processor using Hyper Pipelining Technique
Design & Simulation of RISC Processor using Hyper Pipelining TechniqueDesign & Simulation of RISC Processor using Hyper Pipelining Technique
Design & Simulation of RISC Processor using Hyper Pipelining Technique
 
ECE_374_Lec4.pdf
ECE_374_Lec4.pdfECE_374_Lec4.pdf
ECE_374_Lec4.pdf
 
The Basic Organization of Computers
The Basic Organization of ComputersThe Basic Organization of Computers
The Basic Organization of Computers
 
Microcontroladores: introducción a la programación en lenguaje ensamblador AVR
Microcontroladores: introducción a la programación en lenguaje ensamblador AVRMicrocontroladores: introducción a la programación en lenguaje ensamblador AVR
Microcontroladores: introducción a la programación en lenguaje ensamblador AVR
 
UNIT 2_ESD.pdf
UNIT 2_ESD.pdfUNIT 2_ESD.pdf
UNIT 2_ESD.pdf
 

Recently uploaded

DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
MayuraD1
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Kandungan 087776558899
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
AldoGarca30
 
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
9953056974 Low Rate Call Girls In Saket, Delhi NCR
 
Digital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptxDigital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptx
pritamlangde
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
Neometrix_Engineering_Pvt_Ltd
 

Recently uploaded (20)

Employee leave management system project.
Employee leave management system project.Employee leave management system project.
Employee leave management system project.
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
 
Moment Distribution Method For Btech Civil
Moment Distribution Method For Btech CivilMoment Distribution Method For Btech Civil
Moment Distribution Method For Btech Civil
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdf
 
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
 
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best ServiceTamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPT
 
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptxOrlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
 
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
 
Online food ordering system project report.pdf
Online food ordering system project report.pdfOnline food ordering system project report.pdf
Online food ordering system project report.pdf
 
Digital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptxDigital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptx
 
Design For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the startDesign For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the start
 
DC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equationDC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equation
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
 
Learn the concepts of Thermodynamics on Magic Marks
Learn the concepts of Thermodynamics on Magic MarksLearn the concepts of Thermodynamics on Magic Marks
Learn the concepts of Thermodynamics on Magic Marks
 
Computer Networks Basics of Network Devices
Computer Networks  Basics of Network DevicesComputer Networks  Basics of Network Devices
Computer Networks Basics of Network Devices
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
 
Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)
 

ECE_18EC734_M3S5.ppt.pptx

  • 1. Department of Collegiate and Technical Education DSPALGORITHM AND ARCHITECTURE (15EC751/17EC751/18EC734) Module 3 PROGRAMMABLE DIGITAL SIGNAL PROCESSORS SESSION 5 E&C Engineering, 15EC751/17EC751/18EC734 1
  • 2.  To understand the data addressing modes of TMS320C54xx processors.  To understand Memory space and Program Control of TMS320C54XX processors. Learning objectives E&C Engineering, 15EC751/17EC751/18EC734 2
  • 3.  Memory Mapped Register AM Stack AM  Memory space of TMS320C54XX Program Control of TMS320C54XX Table of Content E&C Engineering, 15EC751/17EC751/18EC734 3
  • 4. Memory-Mapped Register Addressing E&C Engineering, 15EC751/17EC751/18EC734 4  Used to access the memory-mapped registers without affecting either the current data- page pointer (DP) value or stack-pointer (SP) value.  This mode Works for direct and indirect addressing Example: if AR1 is used indirectly to point to a memory mapped register using the memory mapped register addressing mode and its contents are 3825h, then AR1 points to the timer period register(PRD), since the 7 LSBs of AR1 are 25h, which is the address of the PRD register. After execution AR1 contains 0025h.
  • 5. Stack Addressing  Used to store the return address during the servicing of interrupts and invoking of subroutines.  It can also be used to pass parameters to subroutines during program execution.  Stack is filled from the highest to the lowest memory address and emptied from the lowest to the highest address.  A 16 bit stack pointer(SP) is used to address the stack location and it points to the last element stored onto the stack.  Instruction that access the stack for saving and recovering data on the stack consists of PUSHD, PUSHM, POPD, and POPM. E&C Engineering, 15EC751/17EC751/18EC734 5
  • 6. Memory Space of TMS320C54xx Processors E&C Engineering, 15EC751/17EC751/18EC734 6  A total of 128k words of memory extendable up to 8192k words.  This includes both program memory and data memory.  Within this space, RAM, ROM, EPROM, EEPROM or Memory mapped peripherals may reside either on or off chip.  Data memory: To store data required to run programs & for external memory mapped registers.  Program memory: To store program instructions & tables used in the execution of programs.  Organized into 128 pages, each of 64k word size
  • 8. Program Control  The program control unit of TMS320C54XX processors contains program counter (PC), the program counter related H/W, hard stack, repeat counters &status registers.  PC addresses memory in several ways namely: Branch: The PC is loaded with the immediate value following the branch instruction  Subroutine call: The PC is loaded with the immediate value following the call instruction  Interrupt: The PC is loaded with the address of the appropriate interrupt vector.  End of a block repeat loop: The PC is loaded with the contents of the block repeat program address start register.. E&C Engineering, 15EC751/17EC751/18EC734 8
  • 9. E&C Engineering, 15EC751/17EC751/18EC734 9  End of a block repeat loop: The PC is loaded with the contents of the block repeat program address start register. Return: The PC is loaded from the top of the stack.  The program counter-related hardware PAGEN provides for the above options.  The stack is used to save and restore the PC value during subroutine calls and interrupts. It can also be used to save and restore the accumulator low word or a data memory value when required.  ‘54xx processors provide hardware support for repetitive execution of either a single instruction or a block of instructions. Repeat counters are used for this purpose.
  • 10. E&C Engineering, 15EC751/17EC751/18EC734 10  A single instructions can be repeated N+1 times by loading the value N in the repeat counter register(RC).  A block of instructions can be repeated N+1 times by loading the value N in the repeat counter register(RC).
  • 11. LEARNING OUTCOME To understand and remember Memory mapped and Stack addressing modes of TMS320C54XX device.  Also to understand and remember Memory space and program control of TMS320C54XX. E&C Engineering, 15EC751/17EC751/18EC734 11
  • 12. REFERENCES: “Digital Signal Processing”, Avatar Singh and S. Srinivasan, Thomson Learning, 2004. REFERENCE BOOKS: 1.Digital Signal Processing: A practical approach, Ifeachor E. C., Jervis B. W Pearson- Education, PHI/ 2002 2.“Digital Signal Processors”, B Venkataramani and M Bhaskar TMH, 2002 3. “Architectures for Digital Signal Processing”, Peter Pirsch John Weily, 2007 E&C Engineering, 15EC751/17EC751/18EC734 12
  • 13. CHAIRMAN : Dr. Rangaraju H.O.D : Dr Revanna C R Content Developer: Prof.Hemanth kumar C S Moderator: Prof.Hemanth Kumar C S Prof. Roopashree D E&C Engineering, 15EC751/17EC751/18EC734 13
  • 14. QUESTIONS ? E&C Engineering, 15EC751/17EC751/18EC734 14