Micro_Lec2_IntroductionToComputing.pptx

HSU
HSU
www. Micro Digital Ed. com
BIHE university
Introduction to Computing
Slides from Nicerland.com

HSU
HSU
BIHE university
Topics
• Internal organization of computers
– The different parts of a computer
• I/O
• Memory
• CPU
– Connecting the different parts
• Connecting memory to CPU
• Connecting I/Os to CPU
– How computers work

HSU
HSU
BIHE university
Vacuum tube computers
SAGE Blockhouse/Computer:
10,170m2, 250 tons, houses More than 200,000
vacuum tubes @ 3,000,000 Watts
www.williamson-labs.com/480_cpu.htm

HSU
HSU
BIHE university
Transistor Computers
• 2nd Generation
• From 1956
• Half a room
The Harwell Dekatron Computer under restoration at the British National Museum of Computing

HSU
HSU
BIHE university
Invention of ICs
• 3rd generation
5
IBM 360 made by ICs (1964)

HSU
HSU
BIHE university
First microprocessors/Microcontrollers
• TI TMS1000
• 4004 (from Intel)
• 6800 (Motorola)
6
Intel 4004 (1971)
www.computerhistory.org
PICO1 (1971)
http://en.wikipedia.org/wiki/Microprocessor
TI TMS1000
(1971-1974)
http://www.antiquetech.com/
Motorola MC6800
(1974)
http://en.wikipedia.org/wiki/Motorola_6800

HSU
HSU
BIHE university
Internal organization of
computers
• CPU
• Memory
• I/O
– Input
• E.g. Keyboard, Mouse, Sensor
– Output
• E.g. LCD, printer, hands of a robot

HSU
HSU
BIHE university
Memory
• Everything that can store, retain, and recall
information.
– E.g. hard disk, a piece of paper, etc.

HSU
HSU
BIHE university
Memory characteristics
• Capacity
– The number of bits that a memory can store.
• E.g. 128 Kbits, 256 Mbits
• Organization
– How the locations are organized
• E.g. a 128 x 4 memory has 128 locations, 4 bits
each
• Access time
– How long it takes to get data from memory
…
4 bits
128
locations
0
1
2
127

HSU
HSU
BIHE university
Semiconductor memories
•
RAM
–
SRAM
(
Static RAM
)
–
DRAM
(
Dynamic RAM
)
–
NV-RAM
(
Nonvolatile
RAM
)
• ROM
– Mask ROM
– PROM (Programmable
ROM)
– EPROM (Erasable
PROM)
– EEPROM (Electronic
Erasable PROM)
– Flash EPROM

HSU
HSU
BIHE university
MemoryROMMask ROM
• Programmed by the IC manufacturer

HSU
HSU
BIHE university
MemoryROMPROM
(Programmable ROM)
• OTP (One-Time Programmable)
– You can program it only once

HSU
HSU
BIHE university
MemoryROMEPROM (Erasable
Programmable ROM)
• UV-EPROM
– You can shine ultraviolet (UV) radiation to
erase it
– Erasing takes up to 20 minutes
– The entire contents of ROM are erased
2764

HSU
HSU
BIHE university
MemoryROMEEPROM (Electrically
Erasable Programmable ROM)
• Erased Electrically
– Erased instantly
– Each byte can be erased separately
VSS
I/O2
I/O1
I/O0
A0
A1
A2
A3
A4
A5
A6
A7
A12
RDY/BSY
I/O3
I/O4
I/O5
I/O6
I/O7
CE
A10
OE
A11
A9
A8
NC
WE
VCC
8K x 8

HSU
HSU
BIHE university
MemoryROMFlash ROM
• Erased in a Flash
• the entire device(block) is erased at once

HSU
HSU
BIHE university
MemoryRAMSRAM (Static RAM)
• Made of flip-flops (Transistors)
• Advantages:
– Faster
– No need for refreshing
• Disadvantages:
– High power consumption
– Expensive
2K x 8
SRAM

HSU
HSU
BIHE university
MemoryRAMDRAM (Dynamic RAM)
• Made of capacitors
• Advantages:
– Less power consumption
– Cheaper
– High capacity
• Disadvantages:
– Slower
– Refresh needed

HSU
HSU
BIHE university
MemoryRAMNV-RAM (Nonvolatile
RAM)
• Made of SRAM, Battery, control circuitry
• Advantages:
– Very fast
– Infinite program/erase cycle
– Non-volatile
• Disadvantage:
– Expensive

HSU
HSU
BIHE university
Connecting memory to CPU
VCC
GND
A0-An-1
n
D0-D7
8
CS
OE
WE
CPU
VCC
Address
Data
WE
Time
CS
Writing to memory
Address
Data
WE
Time
CS
Reading from memory
OE

HSU
HSU
BIHE university
Connecting I/Os to CPU
• CPU should have
lots of pins! Mouse
Keyboard
Graphic Card
Sound Card
Network
CPU

HSU
HSU
BIHE university
Connecting I/Os to CPU using
bus
CPU
I/O 0
Address bus
Data bus
Control bus
I/O 1 I/O 2 I/O n
Write
Read

HSU
HSU
BIHE university
Connecting I/Os and Memory to CPU
VCC
GND
A0-An-1
n
D0-D7
8
CS
OE
WE
VCC
CPU I/O 0
Address bus
Data bus
Control bus
I/O 1 I/O 2 I/O n
Write
Read

HSU
HSU
BIHE university
Connecting I/Os and memory to CPU using bus
V
CC
GND
A0-A
n-1
D0-D7
CS
OE
WE
CPU
I/O 0
Address bus
Data bus
Control bus
I/O 1 I/O 2 I/O n
Write
Read
0
1
2
3
0
How could we manage it?

HSU
HSU
BIHE university
Connecting I/Os and Memory
to CPU using bus
(Peripheral I/O)
V
CC
GND
A0-A
n-1
D0-D7
CS
OE
WE
CPU
Address bus
Data bus
Control bus
Write
Read
0
1
..
63
IO/MEM
I/O 0 I/O 1 I/O 2 I/O n

HSU
HSU
BIHE university
Connecting I/Os and Memory
to CPU using bus
(Memory Mapped I/O)
V
CC
GND
A0-A
n-1
D0-D7
CS
OE
WE
CPU
I/O 16
Address bus
Data bus
Control bus
I/O 17 I/O 18 I/O n
Write
Read
0
1
..
15
Logic circuit
The logic circuit
enables CS
when address is
between 0 and
15
How could we make the logic
circuit?
Solution
1. Write the address range in binary
0 0 0 0 0 0 0 0
0 0 0 0 1 1 1 1
From address 0 
To address15 
2. Separate the fixed part of address
3. Using a NAND, design a logic circuit whose output
activates when the fixed address is given to it.
a7 a6 a5 a4 a3 a2 a1 a0
a5
a6
a4
a7
CS

HSU
HSU
BIHE university
Another example for address
decoder
• Design an address decoder for address of
300H to 3FFH.
Solution
1. Write the address range in binary
2. Separate the fixed part of address
3. Design the logic circuit.
a9
a10
a8
a11
CS
0 0 1 1 0 0 0 0 0 0 0 0
0 0 1 1 1 1 1 1 1 1 1 1
From address 300H 
To address 3FFH 
a7 a6 a5 a4 a3 a2 a1 a0
a11 a10 a9 a8
0 0 1 1
a11 a10 a9 a8
An easy way of
designing

HSU
HSU
BIHE university
Inside the CPU
• PC (Program Counter)
• Instruction decoder
• ALU (Arithmetic Logic Unit)
• Registers
CPU
PC
ALU B
A
D
C
registers
Instruction decoder

HSU
HSU
BIHE university
How computers work
V
CC
GND
A0-A
n-1
D0-D7
CS
OE
WE
CPU
ALU B
A
D
C
registers
Inst. Dec.
I/O 16 I/O 17 I/O 18 I/O n
Logic circuit
PC: 0
1
Address bus
Data bus
Control bus Write
Read
0
0
1
2
3
4
5
6
7
31h
C4h
26h
81h
EAh
0h
5h
31
A [17]
B  A
A  [6]
AA+B
[7]A

HSU
HSU
BIHE university
How computers work
V
CC
GND
A0-A
n-1
D0-D7
CS
OE
WE
CPU
ALU B
A
D
C
registers
Inst. Dec.
I/O 16 I/O 17 I/O 18 I/O n
Logic circuit
PC: 1
Address bus
Data bus
Control bus Write
Read
0
1
2
3
4
5
6
7
31h
C4h
26h
81h
EAh
0h
5h
31
A [17]
B  A
A  [6]
AA+B
[7]A
17
9

HSU
HSU
BIHE university
How computers work
V
CC
GND
A0-A
n-1
D0-D7
CS
OE
WE
CPU
ALU B
A
D
C
registers
Inst. Dec.
I/O 16 I/O 17 I/O 18 I/O n
Logic circuit
PC: 1
2
Address bus
Data bus
Control bus Write
Read
1
0
1
2
3
4
5
6
7
31h
C4h
26h
81h
EAh
0h
5h
C4 A [17]
B  A
A  [6]
AA+B
[7]A
17
9
9
2
26
3
6
5

HSU
HSU
BIHE university
How computers work
V
CC
GND
A0-A
n-1
D0-D7
CS
OE
WE
CPU
ALU B
A
D
C
registers
Inst. Dec.
I/O 16 I/O 17 I/O 18 I/O n
Logic circuit
PC:
Address bus
Data bus
Control bus Write
Read
0
1
2
3
4
5
6
7
31h
C4h
26h
81h
EAh
0h
5h
A [17]
B  A
A  [6]
AA+B
[7]A
5
9
81
3
3
4
5
9
+
E
4
EA
E
7
Eh
5

HSU
HSU
BIHE university
How Instruction decoder
works
Operation Code Meaning
000 A  x
001 A  [x]
010 A  A – register (x)
011 A  A + x
100 A  A + register (x)
101 A  A – x
110 Register (xH)  Register (xL)
111 [x]  A
Opcode Operand
Instruction
Opcode Operand
Instruction
0
1
2
3
4
5
6
7
31h
C4h
26h
81h
EAh
0h
5h
A [17]
B  A
A  [6]
AA+B
[7]A
0011 0001
1100 0100
0010 0110
1000 0001
1110 1010
0000 0000
0000 0101

HSU
HSU
BIHE university
Von Neumann vs. Harvard architecture
• Harvard architecture
Address bus
Data bus
Control bus
Address bus
Data bus
Control bus
CPU Address bus
Data bus
Control bus
Data
Memory
Code
Memory
• Von Neumann architecture
CPU
Code
Memory
Data
Memory

HSU
HSU
BIHE university
General Purpose Microprocessors
vs. Microcontrollers
• General Purpose Microprocessors
• Microcontrollers
Microcontroller
CPU
RAM ROM
I/O
Port
Timer
Buses
Serial
Port
General
Purpose
Micropro
cessor
(CPU)
RAM ROM
I/O
Port
Timer
Buses
Serial
Port

HSU
HSU
BIHE university
Most common
microcontrollers
• 8-bit microcontrollers
– AVR
– PIC
– HCS12
– 8051
• 32-bit microcontrollers
– ARM
– AVR32
– PIC32
– CodeFire
– PowerPC

HSU
HSU
BIHE university
AVR internal architecture
PROGRAM
ROM
Ports
OSC
CPU
Timers
Other
Peripherals
Program
Bus Bus
RAM
I/O
PINS
EEPROM
Interrupt
Unit
28 pin
10
11
1
2
3
4
5
6
7
8
9
12
13
14
(PCINT14/RESET) PC6
(PCINT16/RXD) PD0
(PCINT17/TXD) PD1
(PCINT18/INT0) PD2
(PCINT19/OC2B/INT1) PD3
(PCINT20/XCK/T0) PD4
VCC
GND
(PCINT6/XTAL1/TOSC1) PB6
(PCINT7/XTAL2/TOSC2) PB7
(PCINT22/OC0A/AIN0) PD6
(PCINT21/OC0B) PD5
(PCINT23/AIN1) PD7
(PCINT0/CLKO/ICP1) PB0
MEGA328
19
18
28
27
26
25
24
23
22
21
20
17
16
15
PC5 (ADC5/SCL/PCINT13)
PC4 (ADC4/SDA/PCINT12)
PC3 (ADC3/PCINT11)
PC2 (ADC2/PCINT10)
PC1 (ADC1/PCINT9)
PC0 (ADC0/PCINT8)
GND
AREF
AVCC
PB5 (SCK/PCINT5)
PB3 (MOSI/OC2A/PCINT3)
PB4 (MISO/PCINT4)
PB2 (SS/OC1B/PCINT2)
PB1 (OC1A/PCINT1)

HSU
HSU
BIHE university
AVR different groups
• Classic AVR
– e.g. AT90S2313, AT90S4433
• Mega
– e.g. ATmega8, ATmega32, ATmega128
• Tiny
– e.g. ATtiny13, ATtiny25
• Special Purpose AVR (Application Oriented AVR)
– e.g. AT90PWM216,AT90USB1287
• XMega
– New features like DMA, DAC, crypto engine, etc.
SOIC
TSSOP
CBGA

Micro_Lec2_IntroductionToComputing.pptx

Recommended

Recommended

More Related Content

Similar to Micro_Lec2_IntroductionToComputing.pptx

Similar to Micro_Lec2_IntroductionToComputing.pptx (20)

Recently uploaded

Recently uploaded (20)

Micro_Lec2_IntroductionToComputing.pptx