SlideShare a Scribd company logo
1 of 7
Download to read offline
ESC201A: Introduction to Electronics
Tutorial #10
Problems
1. A PN flip-flop has four operations, reset to 0, hold, complement and set to 1 when inputs PN are
00,01,10,11 respectively. Tabulate the characteristic table, excitation table and show how the PN
FF can be converted to a D FF.
2. A sequential circuit with two flip-flops A and B, two inputs x, y and a output z has the
following behavior: ( 1) . . ; ( 1) . . ;A t x y x B B t x A x B z A       . Draw the logic
diagram of the circuit, list the state table and draw the state transition graph.
3. Design a sequential circuit with two D flip-flops A and B and one input x such that when x = 0,
the state of the circuit remains the same. When x = 1, the circuit goes through the state transitions
from 00 to 01, to 11, to 10 and back to 00, and repeats.
Present State Input Next State
A B x
0 1
0 1
0
1
1 0
1 0
1 1
1 1
0
1
0
1
0
1
A B
0 0
0 0
DA DB
0 0
0 1
0 0
0 1
0 1
1 1
0 1
1 1
1 0
0 0
1 0
0 0
1 1
1 0
1 1
1 0
00 01 11
0
1
10
1 0
1
A
Bx
1 1
00 01 11
0
1
10
1
A
Bx
1
1
1
QD Ax
B
A
Q BD
A
B
4. Give a circuit realization of the combinational logic block shown in Fig. 1(a) to obtain the truth
table shown in Fig. 1(b).
Fig. 1(a) Fig. 1(b)
5. The waveform of the clock as shown in Fig. 2(a) excites the circuit shown in Fig. 2(b). Sketch
the output waveform.
Fig. 2(a) Fig. 2(b)

More Related Content

What's hot

Lecture 5 Synchronous Sequential Logic
Lecture 5 Synchronous Sequential LogicLecture 5 Synchronous Sequential Logic
Lecture 5 Synchronous Sequential Logic
James Evangelos
 
Decoder for digital electronics
Decoder for digital electronicsDecoder for digital electronics
Decoder for digital electronics
IIT, KANPUR INDIA
 
PIC-18 Microcontroller
PIC-18 MicrocontrollerPIC-18 Microcontroller
PIC-18 Microcontroller
ASHISH RANJAN
 

What's hot (20)

Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
Bipolar Junction Transistor
Bipolar Junction TransistorBipolar Junction Transistor
Bipolar Junction Transistor
 
Lecture 5 Synchronous Sequential Logic
Lecture 5 Synchronous Sequential LogicLecture 5 Synchronous Sequential Logic
Lecture 5 Synchronous Sequential Logic
 
Flip flop conversions
Flip flop conversionsFlip flop conversions
Flip flop conversions
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
 
Control Modelo de Referencia y Linealizacion po Realimentacion
Control Modelo de Referencia y Linealizacion po RealimentacionControl Modelo de Referencia y Linealizacion po Realimentacion
Control Modelo de Referencia y Linealizacion po Realimentacion
 
Flip Flop
Flip FlopFlip Flop
Flip Flop
 
Sequential logic circuits flip-flop pt 1
Sequential logic circuits   flip-flop pt 1Sequential logic circuits   flip-flop pt 1
Sequential logic circuits flip-flop pt 1
 
Sr Latch or Flip Flop
Sr Latch or Flip FlopSr Latch or Flip Flop
Sr Latch or Flip Flop
 
I fase control ii ecuaciones en diferencias (3)
I fase control ii ecuaciones en diferencias (3)I fase control ii ecuaciones en diferencias (3)
I fase control ii ecuaciones en diferencias (3)
 
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic Circuit
 
Decoder for digital electronics
Decoder for digital electronicsDecoder for digital electronics
Decoder for digital electronics
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
STLD-Combinational logic design
STLD-Combinational  logic design STLD-Combinational  logic design
STLD-Combinational logic design
 
One sided z transform
One sided z transformOne sided z transform
One sided z transform
 
Types of flip flops ppt
Types of flip flops pptTypes of flip flops ppt
Types of flip flops ppt
 
unit4 sampling.pptx
unit4 sampling.pptxunit4 sampling.pptx
unit4 sampling.pptx
 
What are Flip Flops and Its types.
What are Flip Flops and Its types.What are Flip Flops and Its types.
What are Flip Flops and Its types.
 
PIC-18 Microcontroller
PIC-18 MicrocontrollerPIC-18 Microcontroller
PIC-18 Microcontroller
 
Signed Addition And Subtraction
Signed Addition And SubtractionSigned Addition And Subtraction
Signed Addition And Subtraction
 

Viewers also liked (9)

Lab tutor t_as_updated
Lab tutor t_as_updatedLab tutor t_as_updated
Lab tutor t_as_updated
 
Hso201 a practice problem set 3-2015-16-ii
Hso201 a practice problem set 3-2015-16-iiHso201 a practice problem set 3-2015-16-ii
Hso201 a practice problem set 3-2015-16-ii
 
Hso201 a solutions to practice problem set 3-2015-16-ii
Hso201 a solutions to practice problem set 3-2015-16-iiHso201 a solutions to practice problem set 3-2015-16-ii
Hso201 a solutions to practice problem set 3-2015-16-ii
 
SOC486A Human Rights & Theory
 SOC486A Human Rights & Theory SOC486A Human Rights & Theory
SOC486A Human Rights & Theory
 
SOC486A Human Rights & Theory
SOC486A Human Rights & TheorySOC486A Human Rights & Theory
SOC486A Human Rights & Theory
 
Assignmentl3 solutions
Assignmentl3 solutionsAssignmentl3 solutions
Assignmentl3 solutions
 
Tutorial 8
Tutorial 8Tutorial 8
Tutorial 8
 
Tutorial 7
Tutorial 7Tutorial 7
Tutorial 7
 
Home assignment 1
Home assignment 1Home assignment 1
Home assignment 1
 

Similar to Tutorial10 solution

Designing Clocked Synchronous State Machine
Designing Clocked Synchronous State MachineDesigning Clocked Synchronous State Machine
Designing Clocked Synchronous State Machine
Abhilash Nair
 
DD Slides6.pptx aaaaaaaaaaaaaaaaaaaaaaaaaaaa
DD Slides6.pptx  aaaaaaaaaaaaaaaaaaaaaaaaaaaaDD Slides6.pptx  aaaaaaaaaaaaaaaaaaaaaaaaaaaa
DD Slides6.pptx aaaaaaaaaaaaaaaaaaaaaaaaaaaa
kasheenp
 
Sequential Circuitsdddddddddddddddddsssssssssss-ppt.pptx
Sequential Circuitsdddddddddddddddddsssssssssss-ppt.pptxSequential Circuitsdddddddddddddddddsssssssssss-ppt.pptx
Sequential Circuitsdddddddddddddddddsssssssssss-ppt.pptx
AhmedAlAfandi5
 
State Machine Design and Synthesis
State Machine Design and SynthesisState Machine Design and Synthesis
State Machine Design and Synthesis
Abhilash Nair
 
COMBINATIONAL CIRCUITS & FLIP FLOPS
COMBINATIONAL CIRCUITS & FLIP FLOPSCOMBINATIONAL CIRCUITS & FLIP FLOPS
COMBINATIONAL CIRCUITS & FLIP FLOPS
Starlee Lathong
 

Similar to Tutorial10 solution (20)

Designing Clocked Synchronous State Machine
Designing Clocked Synchronous State MachineDesigning Clocked Synchronous State Machine
Designing Clocked Synchronous State Machine
 
Lec9
Lec9Lec9
Lec9
 
digital-electronics_7.pdf
digital-electronics_7.pdfdigital-electronics_7.pdf
digital-electronics_7.pdf
 
Lec 25 26_27
Lec 25 26_27Lec 25 26_27
Lec 25 26_27
 
DD Slides6.pptx aaaaaaaaaaaaaaaaaaaaaaaaaaaa
DD Slides6.pptx  aaaaaaaaaaaaaaaaaaaaaaaaaaaaDD Slides6.pptx  aaaaaaaaaaaaaaaaaaaaaaaaaaaa
DD Slides6.pptx aaaaaaaaaaaaaaaaaaaaaaaaaaaa
 
Sequential Circuitsdddddddddddddddddsssssssssss-ppt.pptx
Sequential Circuitsdddddddddddddddddsssssssssss-ppt.pptxSequential Circuitsdddddddddddddddddsssssssssss-ppt.pptx
Sequential Circuitsdddddddddddddddddsssssssssss-ppt.pptx
 
Sequential Circuits-ppt_2.pdf
Sequential Circuits-ppt_2.pdfSequential Circuits-ppt_2.pdf
Sequential Circuits-ppt_2.pdf
 
Asynchronous Sequential Circuit-Unit 4 ppt
Asynchronous Sequential Circuit-Unit 4 pptAsynchronous Sequential Circuit-Unit 4 ppt
Asynchronous Sequential Circuit-Unit 4 ppt
 
Sequential Circuit
Sequential CircuitSequential Circuit
Sequential Circuit
 
Sequential logic circuit
Sequential logic circuitSequential logic circuit
Sequential logic circuit
 
State Machine Design and Synthesis
State Machine Design and SynthesisState Machine Design and Synthesis
State Machine Design and Synthesis
 
Register and counter
Register and counter Register and counter
Register and counter
 
Digital Electronics R-S, J-K flip flop etc.pptx
Digital Electronics R-S, J-K  flip flop etc.pptxDigital Electronics R-S, J-K  flip flop etc.pptx
Digital Electronics R-S, J-K flip flop etc.pptx
 
Karnaugh Graph or K-Map
Karnaugh Graph or K-MapKarnaugh Graph or K-Map
Karnaugh Graph or K-Map
 
COMBINATIONAL CIRCUITS & FLIP FLOPS
COMBINATIONAL CIRCUITS & FLIP FLOPSCOMBINATIONAL CIRCUITS & FLIP FLOPS
COMBINATIONAL CIRCUITS & FLIP FLOPS
 
simplification of boolean algebra
simplification of boolean algebrasimplification of boolean algebra
simplification of boolean algebra
 
ELN Presentation Add more information to your upload.pptx
ELN Presentation Add more information to your upload.pptxELN Presentation Add more information to your upload.pptx
ELN Presentation Add more information to your upload.pptx
 
DS_LEC_3.pptx
DS_LEC_3.pptxDS_LEC_3.pptx
DS_LEC_3.pptx
 
Lec16 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Fi...
Lec16 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Fi...Lec16 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Fi...
Lec16 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Fi...
 
Stld unit 5
Stld  unit 5Stld  unit 5
Stld unit 5
 

Recently uploaded

UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and workingUNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
rknatarajan
 
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort ServiceCall Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
9953056974 Low Rate Call Girls In Saket, Delhi NCR
 
result management system report for college project
result management system report for college projectresult management system report for college project
result management system report for college project
Tonystark477637
 
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Christo Ananth
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Christo Ananth
 
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
dharasingh5698
 

Recently uploaded (20)

UNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular ConduitsUNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular Conduits
 
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptxCoefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptx
 
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and workingUNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
 
Intze Overhead Water Tank Design by Working Stress - IS Method.pdf
Intze Overhead Water Tank  Design by Working Stress - IS Method.pdfIntze Overhead Water Tank  Design by Working Stress - IS Method.pdf
Intze Overhead Water Tank Design by Working Stress - IS Method.pdf
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPT
 
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort ServiceCall Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
 
result management system report for college project
result management system report for college projectresult management system report for college project
result management system report for college project
 
UNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM.        DIMENSIONAL ANALYSISUNIT-III FMM.        DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSIS
 
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
 
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
 
Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)
 
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
 
University management System project report..pdf
University management System project report..pdfUniversity management System project report..pdf
University management System project report..pdf
 
Vivazz, Mieres Social Housing Design Spain
Vivazz, Mieres Social Housing Design SpainVivazz, Mieres Social Housing Design Spain
Vivazz, Mieres Social Housing Design Spain
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 
chapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineeringchapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineering
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . ppt
 
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
 
PVC VS. FIBERGLASS (FRP) GRAVITY SEWER - UNI BELL
PVC VS. FIBERGLASS (FRP) GRAVITY SEWER - UNI BELLPVC VS. FIBERGLASS (FRP) GRAVITY SEWER - UNI BELL
PVC VS. FIBERGLASS (FRP) GRAVITY SEWER - UNI BELL
 

Tutorial10 solution

  • 1. ESC201A: Introduction to Electronics Tutorial #10 Problems 1. A PN flip-flop has four operations, reset to 0, hold, complement and set to 1 when inputs PN are 00,01,10,11 respectively. Tabulate the characteristic table, excitation table and show how the PN FF can be converted to a D FF.
  • 2. 2. A sequential circuit with two flip-flops A and B, two inputs x, y and a output z has the following behavior: ( 1) . . ; ( 1) . . ;A t x y x B B t x A x B z A       . Draw the logic diagram of the circuit, list the state table and draw the state transition graph.
  • 3. 3. Design a sequential circuit with two D flip-flops A and B and one input x such that when x = 0, the state of the circuit remains the same. When x = 1, the circuit goes through the state transitions from 00 to 01, to 11, to 10 and back to 00, and repeats. Present State Input Next State A B x 0 1 0 1 0 1 1 0 1 0 1 1 1 1 0 1 0 1 0 1 A B 0 0 0 0 DA DB 0 0 0 1 0 0 0 1 0 1 1 1 0 1 1 1 1 0 0 0 1 0 0 0 1 1 1 0 1 1 1 0 00 01 11 0 1 10 1 0 1 A Bx 1 1 00 01 11 0 1 10 1 A Bx 1 1 1 QD Ax B A Q BD A B
  • 4. 4. Give a circuit realization of the combinational logic block shown in Fig. 1(a) to obtain the truth table shown in Fig. 1(b). Fig. 1(a) Fig. 1(b)
  • 5.
  • 6.
  • 7. 5. The waveform of the clock as shown in Fig. 2(a) excites the circuit shown in Fig. 2(b). Sketch the output waveform. Fig. 2(a) Fig. 2(b)