SlideShare a Scribd company logo
1 of 5
Download to read offline
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE)
e-ISSN: 2278-2834,p- ISSN: 2278-8735.Volume 6, Issue 2 (May. - Jun. 2013), PP 67-71
www.iosrjournals.org
www.iosrjournals.org 67 | Page
All optical single module phase encoded half-adder and half-
subtractor exploiting four wave mixing in semiconductor optical
amplifier
Sutanu Kumar Chandra
Department of Physics, Katwa College West Bengal, India
Abstract: The development of all optical super fast arithmetic logic unit (ALU) is one of the most important
requirement for construction of super fast all optical processor. All optical half-adder and half-subtractor have
performed most of the essential functions of the arithmetic logic unit. Here in this paper the author has
proposed a scheme of single module for phase encoded simultaneous operation of half-addition and half-
subtraction for the same input bits using four wave mixing (FWM) in semiconductor optical amplifier (SOA).
This type of single module for simultaneous operations using phase encoding based on the difference of phase
with the reference signal one through FWM in SOA will gives fast response to accomplish the demand of super
fast all optical processing.
Keywords - ALU, FWM, SOA, half-adder and half-subtractor.
I. INTRODUCTION
To counter everyday increasing challenges of super fast signal processing, optics comes with novel
interest with strong potentiality over electronics in last few decades [1]-[3]. The introduction of non-linear
properties of semiconductor enhances the prospect for the development of all optical processor in a very suitable
and attractive manner. Optical processing has required diverse arithmetic logic operation ability for
implementing the different types of computation. Half-adder and half-subtractor performs a very important role
in this operation to achieve this demand. Several types of encoding procedures have been already proposed and
demonstrated for the realization of all optical binary half-adder and half-subtractor by various groups of
scientists using different optical non-linear properties of the material [3]-[7]. Phase encoding technique drew
more attention in last few years as it shows higher receiver sensitivity and extended tolerance limit in long-haul
fiber transmission systems [8]-[9]. Thus phase encoding in optical computing gives higher spectral efficiency.
Four wave mixing (FWM) in SOA requires a very short scattering time because it is an intra-band process.
Therefore to accomplish high speed of processing it will be better to choose FWM in SOA with phase encoding
procedure. In this communication the author has proposed a new scheme for the realization of all optical phase
encoded binary input/output format based simultaneous half-adder and half-subtractor using FWM in SOA. So
this type of unit can perform the binary addition and subtraction at the same time for the same inputs with very
high speed.
II. PROCEDURE OF ENCODING
In this phase encoding procedure a signal can be called a ‘0’ bit if it has no phase difference with
respect to a reference signal whereas a signal can be called ‘1’ bit if it ensures a ‘π’ phase change with respect to
the same reference signal. Due to stability in periodicity of phases in this encoding scheme, at the output the
phase difference value 2π and - π are equivalent to 0 and π phase difference respectively. Here this type of input
bit is produced by placing the π phase modulator over the reference light beam and the output also can be
detected through interferometric actions.
III. SIMULTANEOUS OPERATION OF HALF-ADDER AND HALF-SUBTRACTOR
The half-adder and half-subtractor both is combinational logic unit which performs a simple addition
and subtraction of two binary digits respectively. In this combined single logic unit has three outputs, one of
them have given SUM and DIFFERENCE both and the other two give CARRY and BORROW of the addition
and subtraction of the two binary digits. The output of the unit SUM and DIFFERENCE represents the least
significant beats of the two bits as a result of binary addition and subtraction process respectively and the
CARRY and BORROW outputs corresponds to the carry and borrow of the binary summation and the
subtraction respectively. The SUM and DIFFERENCE of the binary addition and subtraction are represented by
the following same Boolean functions given by
SUM = S = BABABA 

, DIFFERENCE = D = BABABA 

All optical single module phase encoded half-adder and half-subtractor exploiting four wave mixing
www.iosrjournals.org 68 | Page
and the CARRY and BORROW of the binary addition and subtraction method are given by
CARRY = C = BA. and BORROW =  = BA.

.
The logic of the SUM and DIFFERENCE functions of the binary half-adder and half-subtractor have directly
bear a resemblance to the same logic of XOR and the CARRY and BORROW both also correspondence to the
AND gate but in case of borrow output before AND logic operation the first input must be inverted by NOT
gate and it is given by the arrangement shown in the fig-1.
All optical phase encoded one XOR and two AND logic gates are required to implement this combined single
unit of all optical half-adder and half-subtractor shown in the fig-2. In this single unit only three logic gates are
necessary instead of four for the simultaneous operation of binary addition and subtraction of the same binary
inputs.
Fig-2:- Development of single module of half-adder and half- subtractor.
IV. PRINCIPLE OF FWM IN SOA
The Four Wave Mixing is a nonlinear intra-band process in a semiconductor optical amplifier. The
phenomena of FWM occurs inside SOA when more than one light waves with different frequency inserted into
it and as a result of FWM in SOA it will produce many idler signal light waves of different amplitudes,
frequencies and phases based on the third order non linearity of it [10]-[14]. In case of FWM in SOA, if the
three waves interact with one another, then two of them act as a pump waves and the other as probe generates
different idler components with the unmodified inputs also are given by
   )()()(, 321321321321   xCosjiFWM
where Ei, Ki, ωi and i
 represents the amplitudes, wave vectors, frequencies and phases of the three input light
waves ( i=1,2,3) .After FWM in SOA the different idler components come out with different frequencies
321  FWM
and phases 321  FWM
.
But when two beam incident over SOA instead of three, then the input signal also act as pump waves. This is
known as self pumped FWM and its output has the form given by,
 )2()2()2( 2,11,22,11,22,11,2
2
1,22,1)(3,4   xCosFWM
,
The two idler components of these FWM outputs with phases 321  FWM and 212   in the two
cases have used here for implementing the XOR and AND logic gates for the construction of half-adder and
half-subtractor. We have already proposed and demonstrated this concept for implementing the different logic
gates using phase encoded binary inputs/outputs [15]-[17].
A
B
CARRY = A.B
BORROW = Ā.B
SUM/DIFFERENCE
=
A
B
AND
XOR
BAC .
ABBAS


A
B
AND
XOR
BA.
_

__
BABAD 
Fig-1:- Construction of Half adder and subtractor by the logic gates.
All optical single module phase encoded half-adder and half-subtractor exploiting four wave mixing
www.iosrjournals.org 69 | Page
V. PROPOSED SCHEME OF COMBINED SINGLE MODULE
HALF- ADDER AND HALF- SUBTRACTOR
In this arrangement of single unit half-adder and half-subtractor shown in the fig-3, phase modulator1
and 2 are used to generate the phase inputs A  1 and B 2 by placing the phase modulators over two pump
beams with frequency 1 and 2 and the third probe beam with frequency 3 is always maintain the same
phase with the reference, i.e. .03 
In this scheme of half-adder and half-subtractor in a single unit shown in the fig-3, basically after de-
multiplexing from the reference wave stream into three waves with frequency 21
, and 3
 , the light wave
with frequency 1 is split equally into two beams and these two equally intense streams entered into the
coupled MZI for proper operation through interferometric action at the outputs of the coupler. The preferred
phase of the input signal is produced by inserting a phase modulator over the stream path. The input A of
2
3
1
2
1
FWM
1
321  
FWM
SOA-1
321  
PM-1
PM-2
Filter
212  
1
B
A
PM-1
Phase modulator-1
PM-2
Phase modulator-2 Polarization Controller
Optical Delay
Frequency Filter
Coupled MZI-1
ABBADS


ABC
212  
PM-2
PM-1
SOA-2
FWM
1 A
2 B
_
1

21
_
2  
1
Filter
212  
BA.


Fig-3:-Schematic diagram of proposed all optical phase encoded Half-adder
π phase shifter
Splitter/combiner
SOA-3Phase Synchronization
All optical single module phase encoded half-adder and half-subtractor exploiting four wave mixing
www.iosrjournals.org 70 | Page
preferred initial phase 1 is placed simultaneously in the common arm of coupled MZI using phase modulator-1
(PM-1) and the other input B of initial phase 2 is also placed over the stream with frequency 2 at a proper
position by phase modulator-2 (PM-2).The phase modulators will create a relative phase difference π or 0
according to the data given for operation. For proper action a π phase shifter is inserted in the lower arm of the
coupled MZI. Both the outputs of the combiner of coupled MZI after interference is divided first and then
combine the one split stream from each output to supply the one pump beam with frequency 1
 for FWM in
SOA. In this scheme three SOA are required for the simultaneous addition and subtraction of the same phase
encoded bits in a single module. The XOR logic realization is required for both the SUM and DIFFERENCE
outputs of binary addition and subtraction respectively. The three stream of waves of three different frequencies
21
, and 3
 with phases 21
, and
3
 respectively entered inside SOA-2 for four wave mixing. The
FWM idler component with phase 321  FWM is employed for the realization of XOR logic in
case of phase encoded bits. This concept of XOR logic realization based on phase encoded inputs has already
reported. A band pass filter centered at frequency 321   is used to take out only the light wave with
phase 321  FWM after FWM in SOA-2. To execute the CARRY and BORROW outputs two optical
AND gates are necessary. The self pumped FWM in SOA is employed in this purpose for the realization of
AND logic of phase encoded bits. The one of the idler component of the self pumped FWM with
phase 212   and the stream appear with phase 1
 at the output in the absence of FWM are exploited for the
realization of AND logic. We have already proposed this concept of AND logic operation using phase encoded
bits. The interferometeric action of this coupled MZI-1 and the self pump FWM in SOA-1 are applied in the
purpose of operation to find out CARRY output between the phase encoded bits incase of binary addition. In
this scheme another coupled MZI and SOA-3 for FWM is utilized in case of find out the BORROW output of
binary subtraction between the phase encoded bits. The phase modulators are now placed over the same proper
position over the stream 21
, to generate the preferred phase encoded bits. But with the same arrangement
an extra π phase shifter is inserted in the middle arm of the lower coupled MZI just after the P.M-1 to invert the
phase of the inputs instantaneously. Therefore the idler with phase 21
_
2   after FWM and the wave appears
with phase 1
_
 in the absence of FWM are used for the BORROW output in case of binary subtraction. The truth
table of this simultaneous binary addition and subtraction is shown in the table-1.
For efficient FWM the three or two wave streams must be co-polarized using polarization controllers before
entering the SOA. Phase adjustment will be required for the three waves of frequency 21
, and 3
 after
de-multiplexed from the reference stream. To get the successful operation the inputs phase encoded information
must be reached properly at the inputs of the SOA for FWM. For this restriction the optical attenuator and the
tunable optical delay must be included in the appropriate position over the single mode fiber. Both the P.M-1s
and P.M-2s for the CARRY and BORROW output are synchronized properly according to the given data bits.
TABLE-1:- TRUTH TABLE OF HALF-ADDER AND HALF-SUBTRACTOR
Phase of
input
(A)
1
Phase of
input (B)
2
Phase of
output (S)
and (D)
32
1
/



out
Phase of output (C)
out 01  when 01 
instead of any value of 2
and 22  out
when  1
Phase of output (β)
out 01
_
 when  1
instead of any value of 2 and
22  out
when 01 
0(0) 0(0) 0(0) 0(0) 0(2π)
0(0) 1(π) 1(π) 0(0) 1(π)
1(π) 0(0) 1(π) 0(2π) 0(0)
1(π) 1(π) 0(2π) 1(π) 0(0)
All optical single module phase encoded half-adder and half-subtractor exploiting four wave mixing
www.iosrjournals.org 71 | Page
VI. CONCLUSION
In this proposed design the operation of binary addition and subtraction for the same inputs are
executed simultaneously. Here in this scheme of the half adder and subtractor in a single module is required less
active and passive components both and as a result of it will needed smaller area in the photonic integrated
circuits. Thus it should be operates in a very fast mode due to both lesser components and area. Phase encoding
inputs with the swift action of FWM in SOA makes the operation in a rapid way which is the requirement of
super fast all optical processor.
REFERENCES
[1] Stubkjaer.K.E, Semiconductor optical amplifier based all-optical gates for high speed optical processing, IEEE journal on selected
topics in quantum electronics, 6(6), 2000, (1428- 1430).
[2] J.N.Roy, A.K.Maity, D.Samanta and S.Mukhopadhyay, Tree net architecture for integrated all optical arithmetic operations and data
comparison scheme with optical non linear material, Opt. switching & networking vol.4, 2007, (231-237).
[3] A. K. Das, P. P. Das and S. Mukhopadhyay, A new approach of binary addition and subtraction by non-linear material based
switching technique, Pramana J. Phys., Vol. 64, No. 2, February 2005.
[4] Li Pei-li, Huang De-xiu, Zhang Xin-liang, and Zhu Guang-xi, Ultrahigh-speed all-optical half adder based on four-wave mixing in
semiconductor optical amplifier, Optics Express, Vol. 14, No. 24, Nov 2006 (11839-11847).
[5] J. H. Kim, Y. T. Byun, Y. M. Jhon, S. Lee, D. H. Woo and S. H. Kim, All-optical half adder using semiconductor optical amplifier
based devices, Opt. Commun. 218 (2003) 345–349.
[6] John E. McGeehan, Saurabh Kumar, and Alan E. Willner, Simultaneous optical digital half-subtraction and -addition using SOAs
and a PPLN, Optics Express, Vol. 15, No. 9, (2007), 5543- 5549.
[7] S.K.Garain and S.Mukhopadhyay, All optical frequency encoded binary half subtractor using PPLN waveguide and reflecting SOA,
Optics and Photonics Letters Vol. 3, No. 1 (2010) 15–22.
[8] A. Gnauck, Phase shift keyed transmission, in Proc. OFC, Atlanta, GA, Mar. 2003, pp. 14–15, Paper ThE1.
[9] Chris Xu, Xiang Liu, and Xing Wei, Differential Phase-Shift Keying for High Spectral Efficiency Optical transmissions, IEEE
Journal of selected topics in quantum electronics, Vol. 10, No. 2, March/April 2004 (281-293).
[10] Kit Chan, Chun-Kit Chan, Lian-Kuan Chen and Frank Tong, 20-Gbit/s all-optical XOR gate by four-wave mixing in semiconductor
optical amplifier with RZ-DPSK modulated inputs, IEEE Photon. Technol. Lett., 16, 897, (2004).
[11] Jian Wang, Junqiang Sun,, Xinliang Zhang, Dexiu Huang, and M. M. Fejer, Ultra fast all-optical three-input Boolean XOR
operation for differential phase-shift keying signals using periodically poled lithium niobate, Optics Letters,33(13)1419-
1421,(2008).
[12] G.T. Zhou, K. Xu, J. Wu, Cishuo Yan, J.T. Yikai Su, Lin, Self-pumping wavelength conversion for DPSK signals and DQPSK
generation through four-wave mixing in highly nonlinear optical fiber, IEEE Photonics Technol. Lett. 18 (November (22)) (2006)
2389–2391.
[13] Deng Ning, Chan Kit, Chan Chun-Kit, Chen Lian-Kuan, An all-optical XOR logic gate for high-speed RZ-DPSK signals by FWM
in semiconductor optical amplifier, IEEE J. Selected Topics Quant. Electron. 12 (July/August (4)) (2006) 702–707.
[14] Wang Jian, Sun Junqiang, Zhang Xinliang, M.M. Dexiu Huang, Fejer, Ultrafast all optical three-input Boolean XOR operation for
differential phase-shift keying signals using periodically poled lithium niobate, Opt. Lett. 33 (July (13)) (2008) 1419–1421.
[15] S.K.Chandra and S.Mukhopadhyay, An all optical approach of utilizing four wave mixing for developing an all optical XOR logic
operation by phase encoding mechanism., in Proc. of IConTOP-2009, Kolkata, Optical society of India, (2009).
[16] S.K.Chandra, S.Mukhopadhyay, An all-optical approach of implementing a different kind of phase encoded XOR and XNOR logic
operations with the help of four wave mixing in SOA, Optik, Vol.124, 2013, pp.505– 507.
[17] S.K.Chandra, S.Mukhopadhyay, All optical alternative approach of conducting NAND and NOR logic gates with phase encoding
principle, Optik, Vol.123, 2012, pp.1022– 1025.

More Related Content

What's hot

Alternative approach to design matching network for differential drive 2016
Alternative approach to design matching network for differential drive 2016Alternative approach to design matching network for differential drive 2016
Alternative approach to design matching network for differential drive 2016
Saravana Selvan
 
Log-domain electronically-tuneable fully differential high order multi-functi...
Log-domain electronically-tuneable fully differential high order multi-functi...Log-domain electronically-tuneable fully differential high order multi-functi...
Log-domain electronically-tuneable fully differential high order multi-functi...
IJECEIAES
 

What's hot (20)

IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET -  	  High Speed Inexact Speculative Adder using Carry Look Ahead Adder...IRJET -  	  High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
 
Graph based transistor network generation method for supergate design
Graph based transistor network generation method for supergate designGraph based transistor network generation method for supergate design
Graph based transistor network generation method for supergate design
 
IRJET- Design of Phased Array Antenna for Beam Forming Applications using...
IRJET-  	  Design of Phased Array Antenna for Beam Forming Applications using...IRJET-  	  Design of Phased Array Antenna for Beam Forming Applications using...
IRJET- Design of Phased Array Antenna for Beam Forming Applications using...
 
IRJET- Design of Memristor based Multiplier
IRJET- Design of Memristor based MultiplierIRJET- Design of Memristor based Multiplier
IRJET- Design of Memristor based Multiplier
 
High performance pipelined architecture of elliptic curve scalar multiplicati...
High performance pipelined architecture of elliptic curve scalar multiplicati...High performance pipelined architecture of elliptic curve scalar multiplicati...
High performance pipelined architecture of elliptic curve scalar multiplicati...
 
Ramya Project
Ramya ProjectRamya Project
Ramya Project
 
Alternative approach to design matching network for differential drive 2016
Alternative approach to design matching network for differential drive 2016Alternative approach to design matching network for differential drive 2016
Alternative approach to design matching network for differential drive 2016
 
www.ijerd.com
www.ijerd.comwww.ijerd.com
www.ijerd.com
 
Low complexity DCO-FBMC visible light communication system
Low complexity DCO-FBMC visible light  communication system Low complexity DCO-FBMC visible light  communication system
Low complexity DCO-FBMC visible light communication system
 
Design and Fabrication of the Novel Miniaturized Microstrip Coupler 3dB Using...
Design and Fabrication of the Novel Miniaturized Microstrip Coupler 3dB Using...Design and Fabrication of the Novel Miniaturized Microstrip Coupler 3dB Using...
Design and Fabrication of the Novel Miniaturized Microstrip Coupler 3dB Using...
 
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORMLOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
 
High performance nb-ldpc decoder with reduction of message exchange
High performance nb-ldpc decoder with reduction of message exchange High performance nb-ldpc decoder with reduction of message exchange
High performance nb-ldpc decoder with reduction of message exchange
 
Base Transceiver Station
Base Transceiver StationBase Transceiver Station
Base Transceiver Station
 
Hybrid memristor-CMOS implementation of logic gates design using LTSpice
Hybrid memristor-CMOS implementation of logic gates design using LTSpice Hybrid memristor-CMOS implementation of logic gates design using LTSpice
Hybrid memristor-CMOS implementation of logic gates design using LTSpice
 
Opampless sigma delta_2019
Opampless sigma delta_2019Opampless sigma delta_2019
Opampless sigma delta_2019
 
Direct digital synthesis based cordic algorithm a novel approach towards digi...
Direct digital synthesis based cordic algorithm a novel approach towards digi...Direct digital synthesis based cordic algorithm a novel approach towards digi...
Direct digital synthesis based cordic algorithm a novel approach towards digi...
 
Sonar’s Filter
Sonar’s FilterSonar’s Filter
Sonar’s Filter
 
A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...
 
D0532025
D0532025D0532025
D0532025
 
Log-domain electronically-tuneable fully differential high order multi-functi...
Log-domain electronically-tuneable fully differential high order multi-functi...Log-domain electronically-tuneable fully differential high order multi-functi...
Log-domain electronically-tuneable fully differential high order multi-functi...
 

Viewers also liked

Viewers also liked (6)

Compatible Mapping and Common Fixed Point Theorem
Compatible Mapping and Common Fixed Point TheoremCompatible Mapping and Common Fixed Point Theorem
Compatible Mapping and Common Fixed Point Theorem
 
Hoja membretada-donkey
Hoja membretada-donkeyHoja membretada-donkey
Hoja membretada-donkey
 
Study of Instability of Streaming Rivlin-Ericksen Fluid in Porous Medium
Study of Instability of Streaming Rivlin-Ericksen Fluid in Porous MediumStudy of Instability of Streaming Rivlin-Ericksen Fluid in Porous Medium
Study of Instability of Streaming Rivlin-Ericksen Fluid in Porous Medium
 
Flyer Donkey
Flyer DonkeyFlyer Donkey
Flyer Donkey
 
Sobre donkey
Sobre donkeySobre donkey
Sobre donkey
 
fermentation range
fermentation rangefermentation range
fermentation range
 

Similar to All optical single module phase encoded half-adder and halfsubtractor exploiting four wave mixing in semiconductor optical amplifier

IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD Editor
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD Editor
 

Similar to All optical single module phase encoded half-adder and halfsubtractor exploiting four wave mixing in semiconductor optical amplifier (20)

Da31699705
Da31699705Da31699705
Da31699705
 
ieeeTemplateWImax1Lab08196366(1)
ieeeTemplateWImax1Lab08196366(1)ieeeTemplateWImax1Lab08196366(1)
ieeeTemplateWImax1Lab08196366(1)
 
Efficient reconfigurable architecture of baseband demodulator in sdr
Efficient reconfigurable architecture of baseband demodulator in sdrEfficient reconfigurable architecture of baseband demodulator in sdr
Efficient reconfigurable architecture of baseband demodulator in sdr
 
Ln3619761985
Ln3619761985Ln3619761985
Ln3619761985
 
Lb35189919904
Lb35189919904Lb35189919904
Lb35189919904
 
Iaetsd stbc-ofdm downlink baseband receiver for mobile wman
Iaetsd stbc-ofdm downlink baseband receiver for mobile wmanIaetsd stbc-ofdm downlink baseband receiver for mobile wman
Iaetsd stbc-ofdm downlink baseband receiver for mobile wman
 
Performance evaluation on the basis of bit error rate for different order of ...
Performance evaluation on the basis of bit error rate for different order of ...Performance evaluation on the basis of bit error rate for different order of ...
Performance evaluation on the basis of bit error rate for different order of ...
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
 
Simulation of Wimax 802.16E Physical Layermodel
Simulation of Wimax 802.16E Physical LayermodelSimulation of Wimax 802.16E Physical Layermodel
Simulation of Wimax 802.16E Physical Layermodel
 
40120140504012
4012014050401240120140504012
40120140504012
 
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency SynthesizerSpur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
 
C211824
C211824C211824
C211824
 
Designing and Performance Evaluation of 64 QAM OFDM System
Designing and Performance Evaluation of 64 QAM OFDM SystemDesigning and Performance Evaluation of 64 QAM OFDM System
Designing and Performance Evaluation of 64 QAM OFDM System
 
Designing and Performance Evaluation of 64 QAM OFDM System
Designing and Performance Evaluation of 64 QAM OFDM SystemDesigning and Performance Evaluation of 64 QAM OFDM System
Designing and Performance Evaluation of 64 QAM OFDM System
 
Study and implementation of comparator in cmos 50 nm technology
Study and implementation of comparator in cmos 50 nm technologyStudy and implementation of comparator in cmos 50 nm technology
Study and implementation of comparator in cmos 50 nm technology
 
Study and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nmStudy and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nm
 
Effects of Simulated Ionospheric Scintillation on a π⁄3-BPSK Demodulator to O...
Effects of Simulated Ionospheric Scintillation on a π⁄3-BPSK Demodulator to O...Effects of Simulated Ionospheric Scintillation on a π⁄3-BPSK Demodulator to O...
Effects of Simulated Ionospheric Scintillation on a π⁄3-BPSK Demodulator to O...
 
40 Gbit/S All-Optical Signal Regeneration with Soa In Mach-Zehnder Configuration
40 Gbit/S All-Optical Signal Regeneration with Soa In Mach-Zehnder Configuration40 Gbit/S All-Optical Signal Regeneration with Soa In Mach-Zehnder Configuration
40 Gbit/S All-Optical Signal Regeneration with Soa In Mach-Zehnder Configuration
 
40 Gbit/S All-Optical Signal Regeneration with Soa In Mach-Zehnder Configuration
40 Gbit/S All-Optical Signal Regeneration with Soa In Mach-Zehnder Configuration40 Gbit/S All-Optical Signal Regeneration with Soa In Mach-Zehnder Configuration
40 Gbit/S All-Optical Signal Regeneration with Soa In Mach-Zehnder Configuration
 

More from IOSR Journals

More from IOSR Journals (20)

A011140104
A011140104A011140104
A011140104
 
M0111397100
M0111397100M0111397100
M0111397100
 
L011138596
L011138596L011138596
L011138596
 
K011138084
K011138084K011138084
K011138084
 
J011137479
J011137479J011137479
J011137479
 
I011136673
I011136673I011136673
I011136673
 
G011134454
G011134454G011134454
G011134454
 
H011135565
H011135565H011135565
H011135565
 
F011134043
F011134043F011134043
F011134043
 
E011133639
E011133639E011133639
E011133639
 
D011132635
D011132635D011132635
D011132635
 
C011131925
C011131925C011131925
C011131925
 
B011130918
B011130918B011130918
B011130918
 
A011130108
A011130108A011130108
A011130108
 
I011125160
I011125160I011125160
I011125160
 
H011124050
H011124050H011124050
H011124050
 
G011123539
G011123539G011123539
G011123539
 
F011123134
F011123134F011123134
F011123134
 
E011122530
E011122530E011122530
E011122530
 
D011121524
D011121524D011121524
D011121524
 

Recently uploaded

Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Dr.Costas Sachpazis
 
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort ServiceCall Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
9953056974 Low Rate Call Girls In Saket, Delhi NCR
 

Recently uploaded (20)

Extrusion Processes and Their Limitations
Extrusion Processes and Their LimitationsExtrusion Processes and Their Limitations
Extrusion Processes and Their Limitations
 
Vivazz, Mieres Social Housing Design Spain
Vivazz, Mieres Social Housing Design SpainVivazz, Mieres Social Housing Design Spain
Vivazz, Mieres Social Housing Design Spain
 
UNIT - IV - Air Compressors and its Performance
UNIT - IV - Air Compressors and its PerformanceUNIT - IV - Air Compressors and its Performance
UNIT - IV - Air Compressors and its Performance
 
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
 
Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)
 
Booking open Available Pune Call Girls Pargaon 6297143586 Call Hot Indian Gi...
Booking open Available Pune Call Girls Pargaon  6297143586 Call Hot Indian Gi...Booking open Available Pune Call Girls Pargaon  6297143586 Call Hot Indian Gi...
Booking open Available Pune Call Girls Pargaon 6297143586 Call Hot Indian Gi...
 
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
 
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort ServiceCall Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
 
Online banking management system project.pdf
Online banking management system project.pdfOnline banking management system project.pdf
Online banking management system project.pdf
 
Thermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptThermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.ppt
 
Intze Overhead Water Tank Design by Working Stress - IS Method.pdf
Intze Overhead Water Tank  Design by Working Stress - IS Method.pdfIntze Overhead Water Tank  Design by Working Stress - IS Method.pdf
Intze Overhead Water Tank Design by Working Stress - IS Method.pdf
 
Call Girls Walvekar Nagar Call Me 7737669865 Budget Friendly No Advance Booking
Call Girls Walvekar Nagar Call Me 7737669865 Budget Friendly No Advance BookingCall Girls Walvekar Nagar Call Me 7737669865 Budget Friendly No Advance Booking
Call Girls Walvekar Nagar Call Me 7737669865 Budget Friendly No Advance Booking
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 
Double rodded leveling 1 pdf activity 01
Double rodded leveling 1 pdf activity 01Double rodded leveling 1 pdf activity 01
Double rodded leveling 1 pdf activity 01
 
Water Industry Process Automation & Control Monthly - April 2024
Water Industry Process Automation & Control Monthly - April 2024Water Industry Process Automation & Control Monthly - April 2024
Water Industry Process Automation & Control Monthly - April 2024
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
 
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
 
Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...
Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...
Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...
 
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
 
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
 

All optical single module phase encoded half-adder and halfsubtractor exploiting four wave mixing in semiconductor optical amplifier

  • 1. IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-ISSN: 2278-2834,p- ISSN: 2278-8735.Volume 6, Issue 2 (May. - Jun. 2013), PP 67-71 www.iosrjournals.org www.iosrjournals.org 67 | Page All optical single module phase encoded half-adder and half- subtractor exploiting four wave mixing in semiconductor optical amplifier Sutanu Kumar Chandra Department of Physics, Katwa College West Bengal, India Abstract: The development of all optical super fast arithmetic logic unit (ALU) is one of the most important requirement for construction of super fast all optical processor. All optical half-adder and half-subtractor have performed most of the essential functions of the arithmetic logic unit. Here in this paper the author has proposed a scheme of single module for phase encoded simultaneous operation of half-addition and half- subtraction for the same input bits using four wave mixing (FWM) in semiconductor optical amplifier (SOA). This type of single module for simultaneous operations using phase encoding based on the difference of phase with the reference signal one through FWM in SOA will gives fast response to accomplish the demand of super fast all optical processing. Keywords - ALU, FWM, SOA, half-adder and half-subtractor. I. INTRODUCTION To counter everyday increasing challenges of super fast signal processing, optics comes with novel interest with strong potentiality over electronics in last few decades [1]-[3]. The introduction of non-linear properties of semiconductor enhances the prospect for the development of all optical processor in a very suitable and attractive manner. Optical processing has required diverse arithmetic logic operation ability for implementing the different types of computation. Half-adder and half-subtractor performs a very important role in this operation to achieve this demand. Several types of encoding procedures have been already proposed and demonstrated for the realization of all optical binary half-adder and half-subtractor by various groups of scientists using different optical non-linear properties of the material [3]-[7]. Phase encoding technique drew more attention in last few years as it shows higher receiver sensitivity and extended tolerance limit in long-haul fiber transmission systems [8]-[9]. Thus phase encoding in optical computing gives higher spectral efficiency. Four wave mixing (FWM) in SOA requires a very short scattering time because it is an intra-band process. Therefore to accomplish high speed of processing it will be better to choose FWM in SOA with phase encoding procedure. In this communication the author has proposed a new scheme for the realization of all optical phase encoded binary input/output format based simultaneous half-adder and half-subtractor using FWM in SOA. So this type of unit can perform the binary addition and subtraction at the same time for the same inputs with very high speed. II. PROCEDURE OF ENCODING In this phase encoding procedure a signal can be called a ‘0’ bit if it has no phase difference with respect to a reference signal whereas a signal can be called ‘1’ bit if it ensures a ‘π’ phase change with respect to the same reference signal. Due to stability in periodicity of phases in this encoding scheme, at the output the phase difference value 2π and - π are equivalent to 0 and π phase difference respectively. Here this type of input bit is produced by placing the π phase modulator over the reference light beam and the output also can be detected through interferometric actions. III. SIMULTANEOUS OPERATION OF HALF-ADDER AND HALF-SUBTRACTOR The half-adder and half-subtractor both is combinational logic unit which performs a simple addition and subtraction of two binary digits respectively. In this combined single logic unit has three outputs, one of them have given SUM and DIFFERENCE both and the other two give CARRY and BORROW of the addition and subtraction of the two binary digits. The output of the unit SUM and DIFFERENCE represents the least significant beats of the two bits as a result of binary addition and subtraction process respectively and the CARRY and BORROW outputs corresponds to the carry and borrow of the binary summation and the subtraction respectively. The SUM and DIFFERENCE of the binary addition and subtraction are represented by the following same Boolean functions given by SUM = S = BABABA   , DIFFERENCE = D = BABABA  
  • 2. All optical single module phase encoded half-adder and half-subtractor exploiting four wave mixing www.iosrjournals.org 68 | Page and the CARRY and BORROW of the binary addition and subtraction method are given by CARRY = C = BA. and BORROW =  = BA.  . The logic of the SUM and DIFFERENCE functions of the binary half-adder and half-subtractor have directly bear a resemblance to the same logic of XOR and the CARRY and BORROW both also correspondence to the AND gate but in case of borrow output before AND logic operation the first input must be inverted by NOT gate and it is given by the arrangement shown in the fig-1. All optical phase encoded one XOR and two AND logic gates are required to implement this combined single unit of all optical half-adder and half-subtractor shown in the fig-2. In this single unit only three logic gates are necessary instead of four for the simultaneous operation of binary addition and subtraction of the same binary inputs. Fig-2:- Development of single module of half-adder and half- subtractor. IV. PRINCIPLE OF FWM IN SOA The Four Wave Mixing is a nonlinear intra-band process in a semiconductor optical amplifier. The phenomena of FWM occurs inside SOA when more than one light waves with different frequency inserted into it and as a result of FWM in SOA it will produce many idler signal light waves of different amplitudes, frequencies and phases based on the third order non linearity of it [10]-[14]. In case of FWM in SOA, if the three waves interact with one another, then two of them act as a pump waves and the other as probe generates different idler components with the unmodified inputs also are given by    )()()(, 321321321321   xCosjiFWM where Ei, Ki, ωi and i  represents the amplitudes, wave vectors, frequencies and phases of the three input light waves ( i=1,2,3) .After FWM in SOA the different idler components come out with different frequencies 321  FWM and phases 321  FWM . But when two beam incident over SOA instead of three, then the input signal also act as pump waves. This is known as self pumped FWM and its output has the form given by,  )2()2()2( 2,11,22,11,22,11,2 2 1,22,1)(3,4   xCosFWM , The two idler components of these FWM outputs with phases 321  FWM and 212   in the two cases have used here for implementing the XOR and AND logic gates for the construction of half-adder and half-subtractor. We have already proposed and demonstrated this concept for implementing the different logic gates using phase encoded binary inputs/outputs [15]-[17]. A B CARRY = A.B BORROW = Ā.B SUM/DIFFERENCE = A B AND XOR BAC . ABBAS   A B AND XOR BA. _  __ BABAD  Fig-1:- Construction of Half adder and subtractor by the logic gates.
  • 3. All optical single module phase encoded half-adder and half-subtractor exploiting four wave mixing www.iosrjournals.org 69 | Page V. PROPOSED SCHEME OF COMBINED SINGLE MODULE HALF- ADDER AND HALF- SUBTRACTOR In this arrangement of single unit half-adder and half-subtractor shown in the fig-3, phase modulator1 and 2 are used to generate the phase inputs A  1 and B 2 by placing the phase modulators over two pump beams with frequency 1 and 2 and the third probe beam with frequency 3 is always maintain the same phase with the reference, i.e. .03  In this scheme of half-adder and half-subtractor in a single unit shown in the fig-3, basically after de- multiplexing from the reference wave stream into three waves with frequency 21 , and 3  , the light wave with frequency 1 is split equally into two beams and these two equally intense streams entered into the coupled MZI for proper operation through interferometric action at the outputs of the coupler. The preferred phase of the input signal is produced by inserting a phase modulator over the stream path. The input A of 2 3 1 2 1 FWM 1 321   FWM SOA-1 321   PM-1 PM-2 Filter 212   1 B A PM-1 Phase modulator-1 PM-2 Phase modulator-2 Polarization Controller Optical Delay Frequency Filter Coupled MZI-1 ABBADS   ABC 212   PM-2 PM-1 SOA-2 FWM 1 A 2 B _ 1  21 _ 2   1 Filter 212   BA.   Fig-3:-Schematic diagram of proposed all optical phase encoded Half-adder π phase shifter Splitter/combiner SOA-3Phase Synchronization
  • 4. All optical single module phase encoded half-adder and half-subtractor exploiting four wave mixing www.iosrjournals.org 70 | Page preferred initial phase 1 is placed simultaneously in the common arm of coupled MZI using phase modulator-1 (PM-1) and the other input B of initial phase 2 is also placed over the stream with frequency 2 at a proper position by phase modulator-2 (PM-2).The phase modulators will create a relative phase difference π or 0 according to the data given for operation. For proper action a π phase shifter is inserted in the lower arm of the coupled MZI. Both the outputs of the combiner of coupled MZI after interference is divided first and then combine the one split stream from each output to supply the one pump beam with frequency 1  for FWM in SOA. In this scheme three SOA are required for the simultaneous addition and subtraction of the same phase encoded bits in a single module. The XOR logic realization is required for both the SUM and DIFFERENCE outputs of binary addition and subtraction respectively. The three stream of waves of three different frequencies 21 , and 3  with phases 21 , and 3  respectively entered inside SOA-2 for four wave mixing. The FWM idler component with phase 321  FWM is employed for the realization of XOR logic in case of phase encoded bits. This concept of XOR logic realization based on phase encoded inputs has already reported. A band pass filter centered at frequency 321   is used to take out only the light wave with phase 321  FWM after FWM in SOA-2. To execute the CARRY and BORROW outputs two optical AND gates are necessary. The self pumped FWM in SOA is employed in this purpose for the realization of AND logic of phase encoded bits. The one of the idler component of the self pumped FWM with phase 212   and the stream appear with phase 1  at the output in the absence of FWM are exploited for the realization of AND logic. We have already proposed this concept of AND logic operation using phase encoded bits. The interferometeric action of this coupled MZI-1 and the self pump FWM in SOA-1 are applied in the purpose of operation to find out CARRY output between the phase encoded bits incase of binary addition. In this scheme another coupled MZI and SOA-3 for FWM is utilized in case of find out the BORROW output of binary subtraction between the phase encoded bits. The phase modulators are now placed over the same proper position over the stream 21 , to generate the preferred phase encoded bits. But with the same arrangement an extra π phase shifter is inserted in the middle arm of the lower coupled MZI just after the P.M-1 to invert the phase of the inputs instantaneously. Therefore the idler with phase 21 _ 2   after FWM and the wave appears with phase 1 _  in the absence of FWM are used for the BORROW output in case of binary subtraction. The truth table of this simultaneous binary addition and subtraction is shown in the table-1. For efficient FWM the three or two wave streams must be co-polarized using polarization controllers before entering the SOA. Phase adjustment will be required for the three waves of frequency 21 , and 3  after de-multiplexed from the reference stream. To get the successful operation the inputs phase encoded information must be reached properly at the inputs of the SOA for FWM. For this restriction the optical attenuator and the tunable optical delay must be included in the appropriate position over the single mode fiber. Both the P.M-1s and P.M-2s for the CARRY and BORROW output are synchronized properly according to the given data bits. TABLE-1:- TRUTH TABLE OF HALF-ADDER AND HALF-SUBTRACTOR Phase of input (A) 1 Phase of input (B) 2 Phase of output (S) and (D) 32 1 /    out Phase of output (C) out 01  when 01  instead of any value of 2 and 22  out when  1 Phase of output (β) out 01 _  when  1 instead of any value of 2 and 22  out when 01  0(0) 0(0) 0(0) 0(0) 0(2π) 0(0) 1(π) 1(π) 0(0) 1(π) 1(π) 0(0) 1(π) 0(2π) 0(0) 1(π) 1(π) 0(2π) 1(π) 0(0)
  • 5. All optical single module phase encoded half-adder and half-subtractor exploiting four wave mixing www.iosrjournals.org 71 | Page VI. CONCLUSION In this proposed design the operation of binary addition and subtraction for the same inputs are executed simultaneously. Here in this scheme of the half adder and subtractor in a single module is required less active and passive components both and as a result of it will needed smaller area in the photonic integrated circuits. Thus it should be operates in a very fast mode due to both lesser components and area. Phase encoding inputs with the swift action of FWM in SOA makes the operation in a rapid way which is the requirement of super fast all optical processor. REFERENCES [1] Stubkjaer.K.E, Semiconductor optical amplifier based all-optical gates for high speed optical processing, IEEE journal on selected topics in quantum electronics, 6(6), 2000, (1428- 1430). [2] J.N.Roy, A.K.Maity, D.Samanta and S.Mukhopadhyay, Tree net architecture for integrated all optical arithmetic operations and data comparison scheme with optical non linear material, Opt. switching & networking vol.4, 2007, (231-237). [3] A. K. Das, P. P. Das and S. Mukhopadhyay, A new approach of binary addition and subtraction by non-linear material based switching technique, Pramana J. Phys., Vol. 64, No. 2, February 2005. [4] Li Pei-li, Huang De-xiu, Zhang Xin-liang, and Zhu Guang-xi, Ultrahigh-speed all-optical half adder based on four-wave mixing in semiconductor optical amplifier, Optics Express, Vol. 14, No. 24, Nov 2006 (11839-11847). [5] J. H. Kim, Y. T. Byun, Y. M. Jhon, S. Lee, D. H. Woo and S. H. Kim, All-optical half adder using semiconductor optical amplifier based devices, Opt. Commun. 218 (2003) 345–349. [6] John E. McGeehan, Saurabh Kumar, and Alan E. Willner, Simultaneous optical digital half-subtraction and -addition using SOAs and a PPLN, Optics Express, Vol. 15, No. 9, (2007), 5543- 5549. [7] S.K.Garain and S.Mukhopadhyay, All optical frequency encoded binary half subtractor using PPLN waveguide and reflecting SOA, Optics and Photonics Letters Vol. 3, No. 1 (2010) 15–22. [8] A. Gnauck, Phase shift keyed transmission, in Proc. OFC, Atlanta, GA, Mar. 2003, pp. 14–15, Paper ThE1. [9] Chris Xu, Xiang Liu, and Xing Wei, Differential Phase-Shift Keying for High Spectral Efficiency Optical transmissions, IEEE Journal of selected topics in quantum electronics, Vol. 10, No. 2, March/April 2004 (281-293). [10] Kit Chan, Chun-Kit Chan, Lian-Kuan Chen and Frank Tong, 20-Gbit/s all-optical XOR gate by four-wave mixing in semiconductor optical amplifier with RZ-DPSK modulated inputs, IEEE Photon. Technol. Lett., 16, 897, (2004). [11] Jian Wang, Junqiang Sun,, Xinliang Zhang, Dexiu Huang, and M. M. Fejer, Ultra fast all-optical three-input Boolean XOR operation for differential phase-shift keying signals using periodically poled lithium niobate, Optics Letters,33(13)1419- 1421,(2008). [12] G.T. Zhou, K. Xu, J. Wu, Cishuo Yan, J.T. Yikai Su, Lin, Self-pumping wavelength conversion for DPSK signals and DQPSK generation through four-wave mixing in highly nonlinear optical fiber, IEEE Photonics Technol. Lett. 18 (November (22)) (2006) 2389–2391. [13] Deng Ning, Chan Kit, Chan Chun-Kit, Chen Lian-Kuan, An all-optical XOR logic gate for high-speed RZ-DPSK signals by FWM in semiconductor optical amplifier, IEEE J. Selected Topics Quant. Electron. 12 (July/August (4)) (2006) 702–707. [14] Wang Jian, Sun Junqiang, Zhang Xinliang, M.M. Dexiu Huang, Fejer, Ultrafast all optical three-input Boolean XOR operation for differential phase-shift keying signals using periodically poled lithium niobate, Opt. Lett. 33 (July (13)) (2008) 1419–1421. [15] S.K.Chandra and S.Mukhopadhyay, An all optical approach of utilizing four wave mixing for developing an all optical XOR logic operation by phase encoding mechanism., in Proc. of IConTOP-2009, Kolkata, Optical society of India, (2009). [16] S.K.Chandra, S.Mukhopadhyay, An all-optical approach of implementing a different kind of phase encoded XOR and XNOR logic operations with the help of four wave mixing in SOA, Optik, Vol.124, 2013, pp.505– 507. [17] S.K.Chandra, S.Mukhopadhyay, All optical alternative approach of conducting NAND and NOR logic gates with phase encoding principle, Optik, Vol.123, 2012, pp.1022– 1025.