19. Technology Development Groups DRAM EPROM and EEPROM Logic/SRAM Location Aloha, Oregon Santa Clara, California Livermore, California Focus Linewidth reduction Process Step Ex.increased polysilicon process for floating gate Process critical to logic devices