SlideShare a Scribd company logo
1 of 15
PROJECT 2 CASCODE
AMPLIFIER
Steven Hackbarth and Yarob Bahabri
LT SPICE DIAGRAM 1MA ICQ
• VCEQ≈10V
• ICQ≈1MA
• RC and RE must drop 5V
• Ratio between R2 and R1≈ 2/3
COMPONENT SELECTION 1MA ICQ
• RC and RE must drop 5V
• Used 5.1KΩ for both
• Ratio between R2 and R1≈ 2/3
• Tested small R1 and R2, -9dB
COMPONENT
SELECTION10UA ICQ
• RC and RE must still drop 5V
• Used 510kΩ for both
• Ratio between R2 and R1≈ 2/3
• No changes needed aside RC
and RE.
SIMULATED RESULTS 1MA ICQ
• 100mV p-p input
• 10.5V p-p Vout
SIMULATED RESULTS 10UA ICQ
• 1.96V p-p Vout
EXPERIMENTAL SET UP
• Problems with noise.
• Switched boards
• Rebuilt circuit
• Changed probes
RESULTS 1MA ICQ
• Best results around 100kHz
• Vmax=7.5V
• 37.5dB at 80kHz-100kHz
• -3dB 5.25V
• This happened at 320kHz
RESULTS 10UA ICQ
• Best results around 20kHz
• Vmax=0.788V
• 17.9dB at 20kHz
• -3dB 0.56V
• This happened at 50kHz
ANALYSIS OF RESULTS 1MA ICQ VS EXPERIMENT
• Simulation max = 40.4dB at 188kHz with -3dB at 7.5MHz
• Actual results 37.5dB at 80kHz-100kHz with -3dB at 320kHz
• -7.18% difference for max vout
• -95.7% difference for upper frequency
ANALYSIS OF RESULTS 10UA ICQ VS EXPERIMENT
• Simulation max = 25.8dB at 253kHz with -3dB at 1.12MHz
• Actual results 17.9dB at 20kHz with -3dB at 50kHz
• -30.6% difference for max vout
• -92.1% difference for upper frequency
ANALYSIS OF RESULTS 1MA VS 10UA LTSPICE
40.4
25.8
37.5
17.9
0
5
10
15
20
25
30
35
40
45
1mA 10uA
Comparison of dB Results for Vout/Vin
Simulated Experimental
188
253
100
20
0
50
100
150
200
250
300
1mA 10uA
Comparison of Max Vout/Vin kHz
Simulation Experimental
7.5
1.12
0.32
0.05
0
1
2
3
4
5
6
7
8
1mA 10uA
Upper Half-Power Frequency
MHz
Simulation Experimental
POSSIBLE USE
SERVICEABILITY
• There was no most critical resistor
• Changed all values +/-5% as shown
• 40.4dB dropped to 39dB
• -3.47% difference in operation
COST
• $50 Labor is the only item to pay for and once designed, it can be built in less
than an hour by one person.

More Related Content

What's hot

Design of a Two-Stage Single Ended CMOS Op-Amp
Design of a Two-Stage Single Ended CMOS Op-AmpDesign of a Two-Stage Single Ended CMOS Op-Amp
Design of a Two-Stage Single Ended CMOS Op-Amp
Steven Ernst, PE
 
Two Stage Amplifier
Two Stage AmplifierTwo Stage Amplifier
Two Stage Amplifier
Jacob Ramey
 

What's hot (20)

Differntial Input to Single Ended Output, Two stage Op-amp
Differntial Input to Single Ended Output, Two stage Op-ampDifferntial Input to Single Ended Output, Two stage Op-amp
Differntial Input to Single Ended Output, Two stage Op-amp
 
Design of a Two-Stage Single Ended CMOS Op-Amp
Design of a Two-Stage Single Ended CMOS Op-AmpDesign of a Two-Stage Single Ended CMOS Op-Amp
Design of a Two-Stage Single Ended CMOS Op-Amp
 
Design and implementation of cmos rail to-rail operational amplifiers
Design and implementation of cmos rail to-rail operational amplifiersDesign and implementation of cmos rail to-rail operational amplifiers
Design and implementation of cmos rail to-rail operational amplifiers
 
Single Stage Differential Folded Cascode Amplifier
Single Stage Differential Folded Cascode AmplifierSingle Stage Differential Folded Cascode Amplifier
Single Stage Differential Folded Cascode Amplifier
 
Design and Implementation of Two Stage Operational Amplifier
Design and Implementation of Two Stage Operational AmplifierDesign and Implementation of Two Stage Operational Amplifier
Design and Implementation of Two Stage Operational Amplifier
 
Two Stage Amplifier
Two Stage AmplifierTwo Stage Amplifier
Two Stage Amplifier
 
Design of 17-Bit Audio Band Delta-Sigma Analog to Digital Converter
Design of 17-Bit Audio Band Delta-Sigma Analog to Digital ConverterDesign of 17-Bit Audio Band Delta-Sigma Analog to Digital Converter
Design of 17-Bit Audio Band Delta-Sigma Analog to Digital Converter
 
FINALREPORTOPAMP.docx(1)
FINALREPORTOPAMP.docx(1)FINALREPORTOPAMP.docx(1)
FINALREPORTOPAMP.docx(1)
 
Two-stage CE amplifier
Two-stage CE amplifier Two-stage CE amplifier
Two-stage CE amplifier
 
Lecture 8
Lecture 8Lecture 8
Lecture 8
 
Lecture 9
Lecture 9Lecture 9
Lecture 9
 
Lecture 2
Lecture 2Lecture 2
Lecture 2
 
Lab 4 EEL 3552 Amplitude Modulation with MATLAB Simulations
Lab 4 EEL 3552 Amplitude Modulation with MATLAB SimulationsLab 4 EEL 3552 Amplitude Modulation with MATLAB Simulations
Lab 4 EEL 3552 Amplitude Modulation with MATLAB Simulations
 
Lecture 3
Lecture 3Lecture 3
Lecture 3
 
Lab 7 Report Voltage Comparators and Schmitt Triggers
Lab 7 Report Voltage Comparators and Schmitt TriggersLab 7 Report Voltage Comparators and Schmitt Triggers
Lab 7 Report Voltage Comparators and Schmitt Triggers
 
DESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIER
DESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIERDESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIER
DESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIER
 
Smith Chart Laboratory
Smith Chart LaboratorySmith Chart Laboratory
Smith Chart Laboratory
 
ACCURATE Q-PREDICTION FOR RFIC SPIRAL INDUCTORS USING THE 3DB BANDWIDTH
ACCURATE Q-PREDICTION FOR RFIC SPIRAL INDUCTORS  USING THE 3DB BANDWIDTHACCURATE Q-PREDICTION FOR RFIC SPIRAL INDUCTORS  USING THE 3DB BANDWIDTH
ACCURATE Q-PREDICTION FOR RFIC SPIRAL INDUCTORS USING THE 3DB BANDWIDTH
 
Easy labs exp4-beta meter
Easy labs exp4-beta meterEasy labs exp4-beta meter
Easy labs exp4-beta meter
 
ECNG 3013 B
ECNG 3013 BECNG 3013 B
ECNG 3013 B
 

Similar to Project 2 Cascode

Masters Thesis Presentation Octavio Lora 2016
Masters Thesis Presentation Octavio Lora 2016Masters Thesis Presentation Octavio Lora 2016
Masters Thesis Presentation Octavio Lora 2016
Octavio Lora Aranda
 
ECE6420 Final Project Report
ECE6420 Final Project ReportECE6420 Final Project Report
ECE6420 Final Project Report
Tianhao Li
 
3-WE3_ExtendingTheReachOfVCSEL_Rev5
3-WE3_ExtendingTheReachOfVCSEL_Rev53-WE3_ExtendingTheReachOfVCSEL_Rev5
3-WE3_ExtendingTheReachOfVCSEL_Rev5
Waruna Fernando
 
EE673+F14+T2+Project1+Final+Pres+r3rg
EE673+F14+T2+Project1+Final+Pres+r3rgEE673+F14+T2+Project1+Final+Pres+r3rg
EE673+F14+T2+Project1+Final+Pres+r3rg
Ashikur Rahman
 
400 Gbs e 1 TBs systems and fiber nonlinearities Jacklyn Dias Reis
400 Gbs e 1 TBs systems and fiber nonlinearities   Jacklyn Dias Reis400 Gbs e 1 TBs systems and fiber nonlinearities   Jacklyn Dias Reis
400 Gbs e 1 TBs systems and fiber nonlinearities Jacklyn Dias Reis
CPqD
 
Athens Standard & Technical
Athens Standard & TechnicalAthens Standard & Technical
Athens Standard & Technical
Gianluca Musetti
 

Similar to Project 2 Cascode (20)

Krishnan_defence.ppt
Krishnan_defence.pptKrishnan_defence.ppt
Krishnan_defence.ppt
 
Real 2nd order LC PLL loop analysis.pptx
Real 2nd order LC PLL loop analysis.pptxReal 2nd order LC PLL loop analysis.pptx
Real 2nd order LC PLL loop analysis.pptx
 
KEMET Webinar - Above Resonance Frequency
KEMET Webinar - Above Resonance FrequencyKEMET Webinar - Above Resonance Frequency
KEMET Webinar - Above Resonance Frequency
 
Masters Thesis Presentation Octavio Lora 2016
Masters Thesis Presentation Octavio Lora 2016Masters Thesis Presentation Octavio Lora 2016
Masters Thesis Presentation Octavio Lora 2016
 
Concurrent Triple Band Low Noise Amplifier Design
Concurrent Triple Band Low Noise Amplifier DesignConcurrent Triple Band Low Noise Amplifier Design
Concurrent Triple Band Low Noise Amplifier Design
 
ECE6420 Final Project Report
ECE6420 Final Project ReportECE6420 Final Project Report
ECE6420 Final Project Report
 
3-WE3_ExtendingTheReachOfVCSEL_Rev5
3-WE3_ExtendingTheReachOfVCSEL_Rev53-WE3_ExtendingTheReachOfVCSEL_Rev5
3-WE3_ExtendingTheReachOfVCSEL_Rev5
 
Techniques and Challenges in Designing Wideband Power Amplifiers Using GaN an...
Techniques and Challenges in Designing Wideband Power Amplifiers Using GaN an...Techniques and Challenges in Designing Wideband Power Amplifiers Using GaN an...
Techniques and Challenges in Designing Wideband Power Amplifiers Using GaN an...
 
Techniques and Challenges in Designing Wideband Power Amplifiers Using GaN an...
Techniques and Challenges in Designing Wideband Power Amplifiers Using GaN an...Techniques and Challenges in Designing Wideband Power Amplifiers Using GaN an...
Techniques and Challenges in Designing Wideband Power Amplifiers Using GaN an...
 
Ims2016 micro apps_robertbrennan_pll_frequencyplanning_v2
Ims2016 micro apps_robertbrennan_pll_frequencyplanning_v2Ims2016 micro apps_robertbrennan_pll_frequencyplanning_v2
Ims2016 micro apps_robertbrennan_pll_frequencyplanning_v2
 
Digital to analog convertor
Digital to analog convertorDigital to analog convertor
Digital to analog convertor
 
EE673+F14+T2+Project1+Final+Pres+r3rg
EE673+F14+T2+Project1+Final+Pres+r3rgEE673+F14+T2+Project1+Final+Pres+r3rg
EE673+F14+T2+Project1+Final+Pres+r3rg
 
A 45Gb/s PAM-4 Transmitter Delivering 1.3Vppd Output Swing with 1V supply in ...
A 45Gb/s PAM-4 Transmitter Delivering 1.3Vppd Output Swing with 1V supply in ...A 45Gb/s PAM-4 Transmitter Delivering 1.3Vppd Output Swing with 1V supply in ...
A 45Gb/s PAM-4 Transmitter Delivering 1.3Vppd Output Swing with 1V supply in ...
 
bucu2_5
bucu2_5bucu2_5
bucu2_5
 
Project’s goal
Project’s  goalProject’s  goal
Project’s goal
 
400 Gbs e 1 TBs systems and fiber nonlinearities Jacklyn Dias Reis
400 Gbs e 1 TBs systems and fiber nonlinearities   Jacklyn Dias Reis400 Gbs e 1 TBs systems and fiber nonlinearities   Jacklyn Dias Reis
400 Gbs e 1 TBs systems and fiber nonlinearities Jacklyn Dias Reis
 
Design of Energy- and Area-Efficient Sensor Readout Circuits (Chih-Chan Tu)
Design of Energy- and Area-Efficient Sensor Readout Circuits (Chih-Chan Tu)Design of Energy- and Area-Efficient Sensor Readout Circuits (Chih-Chan Tu)
Design of Energy- and Area-Efficient Sensor Readout Circuits (Chih-Chan Tu)
 
CT -As per IEEE.ppt
CT -As per IEEE.pptCT -As per IEEE.ppt
CT -As per IEEE.ppt
 
Q-watt.pdf
Q-watt.pdfQ-watt.pdf
Q-watt.pdf
 
Athens Standard & Technical
Athens Standard & TechnicalAthens Standard & Technical
Athens Standard & Technical
 

Project 2 Cascode

  • 1. PROJECT 2 CASCODE AMPLIFIER Steven Hackbarth and Yarob Bahabri
  • 2. LT SPICE DIAGRAM 1MA ICQ • VCEQ≈10V • ICQ≈1MA • RC and RE must drop 5V • Ratio between R2 and R1≈ 2/3
  • 3. COMPONENT SELECTION 1MA ICQ • RC and RE must drop 5V • Used 5.1KΩ for both • Ratio between R2 and R1≈ 2/3 • Tested small R1 and R2, -9dB
  • 4. COMPONENT SELECTION10UA ICQ • RC and RE must still drop 5V • Used 510kΩ for both • Ratio between R2 and R1≈ 2/3 • No changes needed aside RC and RE.
  • 5. SIMULATED RESULTS 1MA ICQ • 100mV p-p input • 10.5V p-p Vout
  • 6. SIMULATED RESULTS 10UA ICQ • 1.96V p-p Vout
  • 7. EXPERIMENTAL SET UP • Problems with noise. • Switched boards • Rebuilt circuit • Changed probes
  • 8. RESULTS 1MA ICQ • Best results around 100kHz • Vmax=7.5V • 37.5dB at 80kHz-100kHz • -3dB 5.25V • This happened at 320kHz
  • 9. RESULTS 10UA ICQ • Best results around 20kHz • Vmax=0.788V • 17.9dB at 20kHz • -3dB 0.56V • This happened at 50kHz
  • 10. ANALYSIS OF RESULTS 1MA ICQ VS EXPERIMENT • Simulation max = 40.4dB at 188kHz with -3dB at 7.5MHz • Actual results 37.5dB at 80kHz-100kHz with -3dB at 320kHz • -7.18% difference for max vout • -95.7% difference for upper frequency
  • 11. ANALYSIS OF RESULTS 10UA ICQ VS EXPERIMENT • Simulation max = 25.8dB at 253kHz with -3dB at 1.12MHz • Actual results 17.9dB at 20kHz with -3dB at 50kHz • -30.6% difference for max vout • -92.1% difference for upper frequency
  • 12. ANALYSIS OF RESULTS 1MA VS 10UA LTSPICE 40.4 25.8 37.5 17.9 0 5 10 15 20 25 30 35 40 45 1mA 10uA Comparison of dB Results for Vout/Vin Simulated Experimental 188 253 100 20 0 50 100 150 200 250 300 1mA 10uA Comparison of Max Vout/Vin kHz Simulation Experimental 7.5 1.12 0.32 0.05 0 1 2 3 4 5 6 7 8 1mA 10uA Upper Half-Power Frequency MHz Simulation Experimental
  • 14. SERVICEABILITY • There was no most critical resistor • Changed all values +/-5% as shown • 40.4dB dropped to 39dB • -3.47% difference in operation
  • 15. COST • $50 Labor is the only item to pay for and once designed, it can be built in less than an hour by one person.