SlideShare a Scribd company logo
1 of 37
1
An integrated circuit that contains the entire 
central processing unit of a computer on a 
single chip. 
The first microprocessors emerged in the early 
1970s by Intel. 
At the heart of all personal computers and 
most workstations sits a microprocessor. 
2
Microprocessors also control the logic of 
almost all digital devices, from clock 
radios to fuel-injection system for 
automobiles. 
Figure: Intel 4004, the first general-purpose, 
commercial microprocessor. 
3
4
TTOOPPIICCSS WWEE AARREE GGOOIINNGG TTOO 
CCOOVVEERR 
5
The 6800 is an 8-bit microprocessor 
produced by Motorola and released shortly 
after the Intel 8080 in late 1974. 
It had 78 instructions. 
This microprocessor also had a couple of 
extra instructions added to it’s instruction 
sets. 6
 It may have been the first microprocessor with 
an index register. 
It was usually packaged in a 40 pin DIP (dual-inline 
package). 
Fig: Motorola 6800 microprocessor 7
It's not clear if there was a chief architect, 
but the two main designers were Chuck 
Peddle and Charles Melear. 
Charles Melear continued working at 
Motorola on the 6800 family and the 
683xx family including the 68332. 
Bill Mensch designed the MC6820 PIA 
(Peripheral Interface Adapter). 
8
microprocessor year 
MOTOROLA 6800 1974 
MOTOROLA 68000 1979 
MOTOROLA 68020 1984 
MOTOROLA 68030 1987 
MOTOROLA 68040 1991 
MOTOROLA 68020 1993 
MOTOROLA POWER PC 
603 
1994 
MOTOROLA POWER PC 
604 
1994 
MOTOROLA POWER PC 
620 
1996 
9
Introduced in 1975. 
strictly an 8-bit processor capable of 
addressing 64 kilobytes of memory. 
Main difference with Intel is to minimize 
the usage of registers in favor of general 
purpose RAM. 
10
The 6802 incorporated 128 bytes of RAM 
on the CPU itself. 
The 6803/6808 ran faster (3.58 MHz), 
incorporated 128 bytes of RAM, and 
included both a URAT (universal 
asynchronous receiver or transmitter) for 
serial communications, and a 
counter/timer. 
The last variation of the 8-bit Motorola 
family was the 6809. 11
By 1978, the age of the 16-bit CPU had begun. 
In 1978 Motorola introduced its first 16-bit 
CPU: the 68000. 
Unlike Intel’s 8086/8088, which could address 
only one megabyte of physical RAM, the 68000 
had 24 address lines that could access 16 
megabytes of RAM directly. 
12
The 68000 ran faster than mainstream 
Intel processors of that day: 16MHz. 
Motorola abandoned the idea of RAM-based 
registers and incorporated 16 
general-purpose registers in the 68000. 
13
Motorola entered the 32-bit CPU arena 
with the 68020. 
The 68020 has 16 general-purpose 
registers, and can address four gigabytes 
of RAM directly. 
It had an internal 256-byte instruction 
cache . 14
The 68030 is Motorola’s second generation 
32-bit CPU. It is available in faster 
speeds, and with one 256-byte cache each 
for data and instruction. 
The 68040 is the third generation. It 
increases the data and instruction caches 
to 4 kilobyte each, includes an on-board 
math co-processor and memory 
management unit. 15
The latest members of the 680x0 family is 
the 68060. 
68060 is a superscalar design that has 
multiple instruction pipelines and on 
board memory and power management. 
16
The PowerPC is the first implementation of 
reduced instruction act computing (RISC) for 
personal computers. 
The MPC601, or PowerPC, is a 640bit 
superscalar CPU that can effectively execute 
up to three instructions per clock cycle. 
It has a 32-bit address bus, 32 kilobytes of 
cache memory and an internal math co-processor. 
17
A 16-bit address bus provides the MC6800 
with access to 65k bytes of memory. 
Three-state operation of the data and 
address line is permitted. 
The MPU (Memory protection unit) will 
respond to a set of 72 variable-length 
instructions. 
MC6800 has seven address modes. 
18
Timing of the MPU is accomplished with a 
two-phase clock at rates of up to 1.0 MHz 
It has four chip select inputs. 
The MC6800L, single-chip digital modem, 
provides modulation, demodulation, and 
supervisory control functions, necessary to 
implement a serial data communications 
link. 
19
Three kinds of memory: 
 Program memory 
 Data memory 
 Stack memory 
Program, data and stack memories occupy the 
same memory space. The total addressable 
memory size is 64 KB. 
20
Reserved memory locations: 
 FFF8h - FFF9h 
FFFAh – FFFBh 
FFFCh – FFFDh 
 FFFEh - FFFFh 
Some memory addresses are reserved for 
memory mapped I/O as the processor 
doesn't have hardware I/O capability. 
21
The MC6800 contains six program-available 
registers . The 2-byte registers are: 
Program counter. 
Stack pointer. 
Index register. 
The single-byte registers are: 
 Accumulators. 
Condition code register. 
22
Figure: Block diagram of MC6800 microprocessor. 23
The MC6800 microprocessor has 40 
Pins . According similarities all these pins are 
divided into five groups: 
Address/data bus. 
Start signal. 
Bus control signals. 
Interrupt signals. 
Direct Memory Access(DMA) signal. 
24
Figure : Pins ASSIGNMENT of MC6800 
Microprocessor 
25
MC6800 Clocks: 
The MC6800 has four pins committed to 
developing the clock signals needed for 
internal and system operation. 
 They are: 
1. The oscillator pins EXTAL and XTAL 
2. The standard M6800 enable (E) clock 
3.Quadrature (Q) clock. 
26
SSIIGGNNAALL DDEESSCCRRIIPPTTIIOONN 
Processor State Indicators : 
Two output lines to indicate the present 
processor state. 
 Bus available (BA) . 
 Bus status (BS) . 
27
Address Bus (A0-A15): 
 This is 16-bit,unidirectional. 
 Three-state bus, to provide address information 
to the address bus. 
Data Bus (D0-D7): 
 This is 8-bit, bidirectional. 
 This three-state bus is the general purpose data 
path. 
28
Read/Write (R/W): 
This output indicates the direction of data 
transfer on the data bus. 
Interrupts: 
Three separate interrupt input pins: 
 Non- maskable interrupt (NMI) 
 Fast interrupt request (FIRQ) 
 Interrupt request (IRQ) 29
Direct Memory Access/Bus Request: 
This input is used to suspend program 
execution. 
This also makes the buses available for 
another use such as a direct memory 
access or a dynamic memory refresh. 
30
The MC6800 has a set of 72 different executable 
source instructions. They include: 
 Data moving instructions. 
Arithmetic – add, subtract, negate, increment, 
decrement and compare. 
Logic – AND, OR, exclusive OR, complement, 
shift/rotate. 
Control transfer – conditional and 
unconditional. 
Other – clear/set condition flags, bit test, stack 
operations, software interrupt, etc. 
31
The addressing modes available on the 
MC6809 and MC6809E are: 
Inherent, 
Immediate 
Extended 
Direct 
Indexed 
Branch Relative. 
32
Figure: Programming model of MC6800. 
33
Only one pointer register. 
Stack instructions use post-decrement on push 
and pre-increment on pop instead of the more 
natural post-increment on pop and pre-decrement 
on push. 
index register can not be directly pushed or 
popped from the stack. 
34
The accumulators and index registers 
occupy different spaces and thus there are 
no instructions to transfer or operate 
between the two. 
The CPX (compare X) instruction does not 
affect the Carry flag. 
The DAA (decimal adjust) instruction only 
worked after addition, and not 
subtraction. 35
36
37

More Related Content

What's hot

8086 memory interface.pptx
8086 memory interface.pptx8086 memory interface.pptx
8086 memory interface.pptx
HebaEng
 
8051 Microcontroller Notes
8051 Microcontroller Notes8051 Microcontroller Notes
8051 Microcontroller Notes
Dr.YNM
 

What's hot (20)

Difference between 8085 and 8086 microprocessor Architecture
Difference between 8085 and 8086 microprocessor ArchitectureDifference between 8085 and 8086 microprocessor Architecture
Difference between 8085 and 8086 microprocessor Architecture
 
Architecture of 8085 microprocessor
Architecture of 8085 microprocessorArchitecture of 8085 microprocessor
Architecture of 8085 microprocessor
 
8086 memory segmentation
8086 memory segmentation8086 memory segmentation
8086 memory segmentation
 
Embedded System Programming on ARM Cortex M3 and M4 Course
Embedded System Programming on ARM Cortex M3 and M4 CourseEmbedded System Programming on ARM Cortex M3 and M4 Course
Embedded System Programming on ARM Cortex M3 and M4 Course
 
8085 microprocessor ramesh gaonkar
8085 microprocessor   ramesh gaonkar8085 microprocessor   ramesh gaonkar
8085 microprocessor ramesh gaonkar
 
8086 micro processor
8086 micro processor8086 micro processor
8086 micro processor
 
Memory Segmentation of 8086
Memory Segmentation of 8086Memory Segmentation of 8086
Memory Segmentation of 8086
 
8085 Architecture & Memory Interfacing1
8085 Architecture & Memory Interfacing18085 Architecture & Memory Interfacing1
8085 Architecture & Memory Interfacing1
 
80286 microprocessors
80286 microprocessors80286 microprocessors
80286 microprocessors
 
Interrupts of 8086
Interrupts of 8086Interrupts of 8086
Interrupts of 8086
 
8086 memory interface.pptx
8086 memory interface.pptx8086 memory interface.pptx
8086 memory interface.pptx
 
Intel+80286
Intel+80286Intel+80286
Intel+80286
 
Introduction to Microprocessors
Introduction to MicroprocessorsIntroduction to Microprocessors
Introduction to Microprocessors
 
80286 microprocessor
80286 microprocessor80286 microprocessor
80286 microprocessor
 
80486 microprocessor
80486 microprocessor80486 microprocessor
80486 microprocessor
 
Memory hierarchy
Memory hierarchyMemory hierarchy
Memory hierarchy
 
Pic 18 microcontroller
Pic 18 microcontrollerPic 18 microcontroller
Pic 18 microcontroller
 
Interrupts of microprocessor 8085
Interrupts of microprocessor  8085Interrupts of microprocessor  8085
Interrupts of microprocessor 8085
 
Pic microcontroller architecture
Pic microcontroller architecturePic microcontroller architecture
Pic microcontroller architecture
 
8051 Microcontroller Notes
8051 Microcontroller Notes8051 Microcontroller Notes
8051 Microcontroller Notes
 

Viewers also liked

Chp1 68000 microprocessor copy
Chp1 68000 microprocessor   copyChp1 68000 microprocessor   copy
Chp1 68000 microprocessor copy
mkazree
 
Chp2 introduction to the 68000 microprocessor copy
Chp2 introduction to the 68000 microprocessor   copyChp2 introduction to the 68000 microprocessor   copy
Chp2 introduction to the 68000 microprocessor copy
mkazree
 
Cache memory.12
Cache memory.12Cache memory.12
Cache memory.12
myrajendra
 
Csc1401 lecture05 - cache memory
Csc1401   lecture05 - cache memoryCsc1401   lecture05 - cache memory
Csc1401 lecture05 - cache memory
IIUM
 
Evolución de los Procesadores CISC
Evolución de los Procesadores CISCEvolución de los Procesadores CISC
Evolución de los Procesadores CISC
Chars Orden
 
Chapter 3 Computer Organization
Chapter 3 Computer OrganizationChapter 3 Computer Organization
Chapter 3 Computer Organization
Frankie Jones
 
68k utm complete
68k utm complete68k utm complete
68k utm complete
Syaa Malyqa
 

Viewers also liked (20)

M6800
M6800M6800
M6800
 
Microprocesador 6800
Microprocesador 6800Microprocesador 6800
Microprocesador 6800
 
Chp1 68000 microprocessor copy
Chp1 68000 microprocessor   copyChp1 68000 microprocessor   copy
Chp1 68000 microprocessor copy
 
Introduction To Motorola Mc68040
Introduction To Motorola Mc68040 Introduction To Motorola Mc68040
Introduction To Motorola Mc68040
 
Chp2 introduction to the 68000 microprocessor copy
Chp2 introduction to the 68000 microprocessor   copyChp2 introduction to the 68000 microprocessor   copy
Chp2 introduction to the 68000 microprocessor copy
 
Cache memory presentation
Cache memory presentationCache memory presentation
Cache memory presentation
 
Evolution of processors
Evolution of processorsEvolution of processors
Evolution of processors
 
Organisasi dan arsitektur komputer
Organisasi dan arsitektur komputerOrganisasi dan arsitektur komputer
Organisasi dan arsitektur komputer
 
cache memory management
cache memory managementcache memory management
cache memory management
 
DileepB EDPS talk 2015
DileepB  EDPS talk 2015DileepB  EDPS talk 2015
DileepB EDPS talk 2015
 
Cache memory
Cache memoryCache memory
Cache memory
 
Cache memory.12
Cache memory.12Cache memory.12
Cache memory.12
 
Cache memory
Cache memoryCache memory
Cache memory
 
Csc1401 lecture05 - cache memory
Csc1401   lecture05 - cache memoryCsc1401   lecture05 - cache memory
Csc1401 lecture05 - cache memory
 
Wireless sensor networks
Wireless sensor networksWireless sensor networks
Wireless sensor networks
 
Evolución de los Procesadores CISC
Evolución de los Procesadores CISCEvolución de los Procesadores CISC
Evolución de los Procesadores CISC
 
AMD processors
AMD processorsAMD processors
AMD processors
 
Chapter 3 Computer Organization
Chapter 3 Computer OrganizationChapter 3 Computer Organization
Chapter 3 Computer Organization
 
ARM 7 Detailed instruction set
ARM 7 Detailed instruction setARM 7 Detailed instruction set
ARM 7 Detailed instruction set
 
68k utm complete
68k utm complete68k utm complete
68k utm complete
 

Similar to Motorola microprocessor

8051mc notes-121004121921-phpapp01
8051mc notes-121004121921-phpapp018051mc notes-121004121921-phpapp01
8051mc notes-121004121921-phpapp01
blacktricker
 

Similar to Motorola microprocessor (20)

8085 notes g scheme
8085 notes g scheme8085 notes g scheme
8085 notes g scheme
 
8085 notes g scheme
8085 notes g scheme8085 notes g scheme
8085 notes g scheme
 
8085 notes g scheme 2016
8085 notes g scheme 20168085 notes g scheme 2016
8085 notes g scheme 2016
 
8085 notes g scheme 2016
8085 notes g scheme 20168085 notes g scheme 2016
8085 notes g scheme 2016
 
8085 notes g scheme 2016 (2)
8085 notes g scheme 2016 (2)8085 notes g scheme 2016 (2)
8085 notes g scheme 2016 (2)
 
Microprocessors and its_applications_essay_
Microprocessors and its_applications_essay_Microprocessors and its_applications_essay_
Microprocessors and its_applications_essay_
 
Microprocessors and its_applications_essay_
Microprocessors and its_applications_essay_Microprocessors and its_applications_essay_
Microprocessors and its_applications_essay_
 
Motorola 68hc11
Motorola 68hc11Motorola 68hc11
Motorola 68hc11
 
Embedded systems class notes
Embedded systems  class notes Embedded systems  class notes
Embedded systems class notes
 
Chp 1- barrybrei -rj.pdf
Chp 1- barrybrei -rj.pdfChp 1- barrybrei -rj.pdf
Chp 1- barrybrei -rj.pdf
 
ppt 1 barrybrei.ppt
ppt 1 barrybrei.pptppt 1 barrybrei.ppt
ppt 1 barrybrei.ppt
 
Introduction to Microprocessor
Introduction to MicroprocessorIntroduction to Microprocessor
Introduction to Microprocessor
 
Microprocessors & Microcomputers Lecture Notes
Microprocessors & Microcomputers Lecture NotesMicroprocessors & Microcomputers Lecture Notes
Microprocessors & Microcomputers Lecture Notes
 
Motorola 68020.pdf
Motorola 68020.pdfMotorola 68020.pdf
Motorola 68020.pdf
 
Introductiontomsp430 180105110420
Introductiontomsp430 180105110420Introductiontomsp430 180105110420
Introductiontomsp430 180105110420
 
Introduction to msp430
Introduction to msp430Introduction to msp430
Introduction to msp430
 
Microprocessor note
Microprocessor noteMicroprocessor note
Microprocessor note
 
Introduction to Microprocessors
Introduction to MicroprocessorsIntroduction to Microprocessors
Introduction to Microprocessors
 
8051mc notes-121004121921-phpapp01
8051mc notes-121004121921-phpapp018051mc notes-121004121921-phpapp01
8051mc notes-121004121921-phpapp01
 
8051mc notes-121004121921-phpapp01
8051mc notes-121004121921-phpapp018051mc notes-121004121921-phpapp01
8051mc notes-121004121921-phpapp01
 

More from Iffat Anjum

More from Iffat Anjum (20)

Fog computing ( foggy cloud)
Fog computing  ( foggy cloud)Fog computing  ( foggy cloud)
Fog computing ( foggy cloud)
 
Cognitive radio network_MS_defense_presentation
Cognitive radio network_MS_defense_presentationCognitive radio network_MS_defense_presentation
Cognitive radio network_MS_defense_presentation
 
Lecture 15 run timeenvironment_2
Lecture 15 run timeenvironment_2Lecture 15 run timeenvironment_2
Lecture 15 run timeenvironment_2
 
Lecture 16 17 code-generation
Lecture 16 17 code-generationLecture 16 17 code-generation
Lecture 16 17 code-generation
 
Lecture 14 run time environment
Lecture 14 run time environmentLecture 14 run time environment
Lecture 14 run time environment
 
Lecture 12 intermediate code generation
Lecture 12 intermediate code generationLecture 12 intermediate code generation
Lecture 12 intermediate code generation
 
Lecture 13 intermediate code generation 2.pptx
Lecture 13 intermediate code generation 2.pptxLecture 13 intermediate code generation 2.pptx
Lecture 13 intermediate code generation 2.pptx
 
Lecture 11 semantic analysis 2
Lecture 11 semantic analysis 2Lecture 11 semantic analysis 2
Lecture 11 semantic analysis 2
 
Lecture 09 syntax analysis 05
Lecture 09 syntax analysis 05Lecture 09 syntax analysis 05
Lecture 09 syntax analysis 05
 
Lecture 10 semantic analysis 01
Lecture 10 semantic analysis 01Lecture 10 semantic analysis 01
Lecture 10 semantic analysis 01
 
Lecture 07 08 syntax analysis-4
Lecture 07 08 syntax analysis-4Lecture 07 08 syntax analysis-4
Lecture 07 08 syntax analysis-4
 
Lecture 06 syntax analysis 3
Lecture 06 syntax analysis 3Lecture 06 syntax analysis 3
Lecture 06 syntax analysis 3
 
Lecture 05 syntax analysis 2
Lecture 05 syntax analysis 2Lecture 05 syntax analysis 2
Lecture 05 syntax analysis 2
 
Lecture 03 lexical analysis
Lecture 03 lexical analysisLecture 03 lexical analysis
Lecture 03 lexical analysis
 
Lecture 04 syntax analysis
Lecture 04 syntax analysisLecture 04 syntax analysis
Lecture 04 syntax analysis
 
Lecture 02 lexical analysis
Lecture 02 lexical analysisLecture 02 lexical analysis
Lecture 02 lexical analysis
 
Lecture 01 introduction to compiler
Lecture 01 introduction to compilerLecture 01 introduction to compiler
Lecture 01 introduction to compiler
 
Compiler Design - Introduction to Compiler
Compiler Design - Introduction to CompilerCompiler Design - Introduction to Compiler
Compiler Design - Introduction to Compiler
 
Distributed contention based mac protocol for cognitive radio
Distributed contention based mac protocol for cognitive radioDistributed contention based mac protocol for cognitive radio
Distributed contention based mac protocol for cognitive radio
 
On qo s provisioning in context aware wireless sensor networks for healthcare
On qo s provisioning in context aware wireless sensor networks for healthcareOn qo s provisioning in context aware wireless sensor networks for healthcare
On qo s provisioning in context aware wireless sensor networks for healthcare
 

Recently uploaded

Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Victor Rentea
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
WSO2
 
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
?#DUbAI#??##{{(☎️+971_581248768%)**%*]'#abortion pills for sale in dubai@
 

Recently uploaded (20)

Six Myths about Ontologies: The Basics of Formal Ontology
Six Myths about Ontologies: The Basics of Formal OntologySix Myths about Ontologies: The Basics of Formal Ontology
Six Myths about Ontologies: The Basics of Formal Ontology
 
CNIC Information System with Pakdata Cf In Pakistan
CNIC Information System with Pakdata Cf In PakistanCNIC Information System with Pakdata Cf In Pakistan
CNIC Information System with Pakdata Cf In Pakistan
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
 
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
 
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingRepurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
 
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
 
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
 
DBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor PresentationDBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor Presentation
 
WSO2's API Vision: Unifying Control, Empowering Developers
WSO2's API Vision: Unifying Control, Empowering DevelopersWSO2's API Vision: Unifying Control, Empowering Developers
WSO2's API Vision: Unifying Control, Empowering Developers
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
 
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ..."I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
 
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdf
 
Strategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherStrategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a Fresher
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
 
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
 
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdfRising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 

Motorola microprocessor

  • 1. 1
  • 2. An integrated circuit that contains the entire central processing unit of a computer on a single chip. The first microprocessors emerged in the early 1970s by Intel. At the heart of all personal computers and most workstations sits a microprocessor. 2
  • 3. Microprocessors also control the logic of almost all digital devices, from clock radios to fuel-injection system for automobiles. Figure: Intel 4004, the first general-purpose, commercial microprocessor. 3
  • 4. 4
  • 5. TTOOPPIICCSS WWEE AARREE GGOOIINNGG TTOO CCOOVVEERR 5
  • 6. The 6800 is an 8-bit microprocessor produced by Motorola and released shortly after the Intel 8080 in late 1974. It had 78 instructions. This microprocessor also had a couple of extra instructions added to it’s instruction sets. 6
  • 7.  It may have been the first microprocessor with an index register. It was usually packaged in a 40 pin DIP (dual-inline package). Fig: Motorola 6800 microprocessor 7
  • 8. It's not clear if there was a chief architect, but the two main designers were Chuck Peddle and Charles Melear. Charles Melear continued working at Motorola on the 6800 family and the 683xx family including the 68332. Bill Mensch designed the MC6820 PIA (Peripheral Interface Adapter). 8
  • 9. microprocessor year MOTOROLA 6800 1974 MOTOROLA 68000 1979 MOTOROLA 68020 1984 MOTOROLA 68030 1987 MOTOROLA 68040 1991 MOTOROLA 68020 1993 MOTOROLA POWER PC 603 1994 MOTOROLA POWER PC 604 1994 MOTOROLA POWER PC 620 1996 9
  • 10. Introduced in 1975. strictly an 8-bit processor capable of addressing 64 kilobytes of memory. Main difference with Intel is to minimize the usage of registers in favor of general purpose RAM. 10
  • 11. The 6802 incorporated 128 bytes of RAM on the CPU itself. The 6803/6808 ran faster (3.58 MHz), incorporated 128 bytes of RAM, and included both a URAT (universal asynchronous receiver or transmitter) for serial communications, and a counter/timer. The last variation of the 8-bit Motorola family was the 6809. 11
  • 12. By 1978, the age of the 16-bit CPU had begun. In 1978 Motorola introduced its first 16-bit CPU: the 68000. Unlike Intel’s 8086/8088, which could address only one megabyte of physical RAM, the 68000 had 24 address lines that could access 16 megabytes of RAM directly. 12
  • 13. The 68000 ran faster than mainstream Intel processors of that day: 16MHz. Motorola abandoned the idea of RAM-based registers and incorporated 16 general-purpose registers in the 68000. 13
  • 14. Motorola entered the 32-bit CPU arena with the 68020. The 68020 has 16 general-purpose registers, and can address four gigabytes of RAM directly. It had an internal 256-byte instruction cache . 14
  • 15. The 68030 is Motorola’s second generation 32-bit CPU. It is available in faster speeds, and with one 256-byte cache each for data and instruction. The 68040 is the third generation. It increases the data and instruction caches to 4 kilobyte each, includes an on-board math co-processor and memory management unit. 15
  • 16. The latest members of the 680x0 family is the 68060. 68060 is a superscalar design that has multiple instruction pipelines and on board memory and power management. 16
  • 17. The PowerPC is the first implementation of reduced instruction act computing (RISC) for personal computers. The MPC601, or PowerPC, is a 640bit superscalar CPU that can effectively execute up to three instructions per clock cycle. It has a 32-bit address bus, 32 kilobytes of cache memory and an internal math co-processor. 17
  • 18. A 16-bit address bus provides the MC6800 with access to 65k bytes of memory. Three-state operation of the data and address line is permitted. The MPU (Memory protection unit) will respond to a set of 72 variable-length instructions. MC6800 has seven address modes. 18
  • 19. Timing of the MPU is accomplished with a two-phase clock at rates of up to 1.0 MHz It has four chip select inputs. The MC6800L, single-chip digital modem, provides modulation, demodulation, and supervisory control functions, necessary to implement a serial data communications link. 19
  • 20. Three kinds of memory:  Program memory  Data memory  Stack memory Program, data and stack memories occupy the same memory space. The total addressable memory size is 64 KB. 20
  • 21. Reserved memory locations:  FFF8h - FFF9h FFFAh – FFFBh FFFCh – FFFDh  FFFEh - FFFFh Some memory addresses are reserved for memory mapped I/O as the processor doesn't have hardware I/O capability. 21
  • 22. The MC6800 contains six program-available registers . The 2-byte registers are: Program counter. Stack pointer. Index register. The single-byte registers are:  Accumulators. Condition code register. 22
  • 23. Figure: Block diagram of MC6800 microprocessor. 23
  • 24. The MC6800 microprocessor has 40 Pins . According similarities all these pins are divided into five groups: Address/data bus. Start signal. Bus control signals. Interrupt signals. Direct Memory Access(DMA) signal. 24
  • 25. Figure : Pins ASSIGNMENT of MC6800 Microprocessor 25
  • 26. MC6800 Clocks: The MC6800 has four pins committed to developing the clock signals needed for internal and system operation.  They are: 1. The oscillator pins EXTAL and XTAL 2. The standard M6800 enable (E) clock 3.Quadrature (Q) clock. 26
  • 27. SSIIGGNNAALL DDEESSCCRRIIPPTTIIOONN Processor State Indicators : Two output lines to indicate the present processor state.  Bus available (BA) .  Bus status (BS) . 27
  • 28. Address Bus (A0-A15):  This is 16-bit,unidirectional.  Three-state bus, to provide address information to the address bus. Data Bus (D0-D7):  This is 8-bit, bidirectional.  This three-state bus is the general purpose data path. 28
  • 29. Read/Write (R/W): This output indicates the direction of data transfer on the data bus. Interrupts: Three separate interrupt input pins:  Non- maskable interrupt (NMI)  Fast interrupt request (FIRQ)  Interrupt request (IRQ) 29
  • 30. Direct Memory Access/Bus Request: This input is used to suspend program execution. This also makes the buses available for another use such as a direct memory access or a dynamic memory refresh. 30
  • 31. The MC6800 has a set of 72 different executable source instructions. They include:  Data moving instructions. Arithmetic – add, subtract, negate, increment, decrement and compare. Logic – AND, OR, exclusive OR, complement, shift/rotate. Control transfer – conditional and unconditional. Other – clear/set condition flags, bit test, stack operations, software interrupt, etc. 31
  • 32. The addressing modes available on the MC6809 and MC6809E are: Inherent, Immediate Extended Direct Indexed Branch Relative. 32
  • 33. Figure: Programming model of MC6800. 33
  • 34. Only one pointer register. Stack instructions use post-decrement on push and pre-increment on pop instead of the more natural post-increment on pop and pre-decrement on push. index register can not be directly pushed or popped from the stack. 34
  • 35. The accumulators and index registers occupy different spaces and thus there are no instructions to transfer or operate between the two. The CPX (compare X) instruction does not affect the Carry flag. The DAA (decimal adjust) instruction only worked after addition, and not subtraction. 35
  • 36. 36
  • 37. 37