In this presentation we can learn about basic concept of interrupts, steps of interrupts, data processing during interrupts, and interrupt logic diagram clearly.

1. MICROCONTROLLER BASED SYSTEM DESIGN
“INTERRUPTS IN PIC”
V.KALAIRAJAN M.E;
ASSISTANT PROFESSOR,
ELECTRICALAND ELECTRONICS ENGINEERING
KONGUNADU COLLEGE OF ENGINERING AND TECHNOLOGY, TRICHY
KONGUNADU COLLEGE OF ENGINERING AND TECHNOLOG2Y, TRICHY INTERRUPTS IN PIC
1

2. “INTERRUPTS IN PIC”
VIEWS:
 INTERRUPT.
 STEPS OF INTERRUPTS.
 DATA PROCESSING DURING INTERRUPT.
 INTERRUPT LOGIC DIAGRAM.
 INTERRUPT REGISTER.
 CONCLUSION.
 REFERENCES.
KONGUNADU COLLEGE OF ENGINERING AND TECHNOLOG2Y, TRICHY INTERRUPTS IN PIC
2

3. “INTERRUPTS IN PIC”
INTERRUPT:
 Event that disrupts the normal execution of a program
and causes the execution of special instructions
Main Program:
INTERRUPT:
Program
Program
Interrupt
KONGUNADU COLLEGE OF ENGINERING AND TECHNOLOG2Y, TRICHY INTERRUPTS IN PIC 3

4. “INTERRUPTS IN PIC”
STEPS OF INTERRUPTS:
 Main program stopped
 Sub Program start.
 After completion of sub program (ISR), Main program will start.
 It is used for multi tasking.
Program
Interrupt Service Routine
Interrupt
Program
KONGUNADU COLLEGE OF ENGINERING AND TECHNOLOG2Y, TRICHY INTERRUPTS IN PIC 4

5. “INTERRUPTS IN PIC”
DATA PROCESSING DURING INTERRUPT:
Program
Save
Context Interrupt
Service
Routine
Restore
Context
Interrupt
Program
time t
mul R1, 9
eg push R1 eg pop R1
KONGUNADU COLLEGE OF ENGINERING AND TECHNOLOG2Y, TRICHY INTERRUPTS IN PIC 5

6. “INTERRUPTS IN PIC”
INTERRUPT LOGIC DIAGRAM:
KONGUNADU COLLEGE OF ENGINERING AND TECHNOLOG2Y, TRICHY INTERRUPTS IN PIC 6

7. “INTERRUPTS IN PIC”
INTERRUPT REGISTER:
 Bit 7: GIE:(1) Global Interrupt Enable bit
1 = Enables all un-masked interrupts
0 = Disables all interrupts
 Bit 6: PEIE:(2) Peripheral Interrupt Enable bit
1 = Enables all un-masked peripheral interrupts
0 = Disables all peripheral interrupts
 Bit 5: T0IE: TMR0 Overflow Interrupt Enable bit
1 = Enables the TMR0 overflow interrupt
0 = Disables the TMR0 overflow interrupt
 Bit 4: INTE: RB0/INT External Interrupt Enable bit
1 = Enables the RB0/INT external interrupt
0 = Disables the RB0/INT external interrupt
KONGUNADU COLLEGE OF ENGINERING AND TECHNOLOG2Y, TRICHY INTERRUPTS IN
PIC
7

8. “INTERRUPTS IN PIC”
 Bit 3: RBIE: RB Port Change Interrupt Enable bit
1 = Enables the RB port change interrupt
0 = Disables the RB port change interrupt
 Bit 2: T0IF: TMR0 Overflow Interrupt Flag bit
1 = TMR0 register overflowed (must be cleared in software)
0 = TMR0 register did not overflow
 Bit 1: INTF: RB0/INT External Interrupt Flag bit
1 = The RB0/INT external interrupt occurred (must be
cleared in software)
0 = The RB0/INT external interrupt did not occur
 Bit 0: RBIF: RB Port Change Interrupt Flag bit
1 = At least one of the RB7:RB4 pins changed state
0 = None of the RB7:RB4 pins have changed state
KONGUNADU COLLEGE OF ENGINERING AND TECHNOLOG2Y, TRICHY INTERRUPTS IN PIC 8

9. “INTERRUPTS IN PIC”
CONCLUSION:
 In this above presentation we can learn about basic concept of
interrupts, steps of interrupts, data processing during interrupts,
and interrupt logic diagram clearly.
REFERENCES:
 Mazidi, M.A.,“PIC Microcontroller” Rollin Mckinlay, Danny
causey Printice Hall of India, 2007.
 Ravichandran,C., and Arulaalan,M., “Microcontroller Based
System Design”, Suchitra Publications, Ist edition,2016.
 Dr.Balamurugan.C.R., Periyaazhagar., “Microcontroller Based
System Design”, Megnus Publications, Ist edition,2016.
 Online wikipedia search.
 https://goo.gl/images/Zvtq1K.
KONGUNADU COLLEGE OF ENGINERING AND TECHNOLOG2Y, TRICHY INTERRUPTS IN PIC 9