This document summarizes the design of a V to I buffer for bias reference currents. The buffer is designed to operate between 3.0V and 3.6V with a reference voltage of 500mV over a temperature range of -40C to 150C. Simulation results show good regulation and stability over process and temperature variations with a low quiescent current between 35uA to 80uA. PSRR is measured to be around -47dB up to 200kHz and -39dB up to 6MHz. Transient analysis shows smooth transitions on the buffer output with no ringing in response to a pulse on the reference voltage node.