SlideShare a Scribd company logo
CPE 301 – DIGIAL SYSTEMS WITH VHDL
• A digital system is a system that takes digital signals as inputs,
processes them, and produces digital output signals. A digital signal is a
signal in which discrete steps are used to represent information and
change values only at discrete (fixed) time intervals.
• In contrast, analog signals have “continuous” variations in signal
amplitude over time. At a given instant of time, an analog signal has
infinite possible values.
• A digital signal has discrete amplitude and time.
Areas of application
• Digital systems are very useful in the areas of signal processing (i.e.,
audio, images, speech, etc.), computing, communication, and data
storage, among others.
Brief History of Digital System
• In 1939, Harvard University built the Harvard Mark I, which went into
operation in 1943.
was used to compute ballistic tables for the U.S. Navy.
• 1945 - ENIAC (Electronic Numerical Integrator and Computer)
built component by component at the Moore School of Electrical Engineering at
the University of Pennsylvania.
• 1951 – UNIVAC, first commercially produced computer
• These first-generation computers used vacuum tubes and valves as
primary electronic components
were bulky, expensive, and consumed immense amounts of power
Brief History of Digital System
• 1948 – Transistor invented at the Bell Telephone Laboratories by
physicists John Bardeen, Walter Brattain, and William Shockley.
• Transistor revolutionized the way that computers were built.
• Then with the arrival of IC technology, their utility increased
exponentially.
• ICs are inexpensive when produced in large numbers, reliable, and
consume much less power than do vacuum tubes.
• IC technology makes it possible to build complete digital building
blocks into single, minute silicon “chips.”
STANDARD LOGIC DEVICES
• Many ICs are available as standard chips.
standard chips because their functionality and configuration meet agreed-upon
standards
• The advantages of using standard chips are their ease of use and ready
availability.
• Generally do not have complex functionality
means that many such chips have to be put together on a PCB
leading to a requirement for more area and components.
• Examples include:
7400 series, such as the
7404 (hex inverters) and 7432 (quad two-input OR gates).
CUSTOM-DESIGNED LOGIC DEVICES
• Designed to meet the specific requirements of an application i.e. ASIC
• They are optimized for a specific application
hence perform better than equivalent circuits built from off-the-shelf ICs or
programmable logic devices.
• They occupy very little area (i.e. less PCB area), as all of the logic can be built
into one chip.
Disadvantages
• They are economical only when there is bulk production of the ICs
• It requires the work of highly skilled engineers in the design, manufacturing,
and test stages.
• Design time for the chips very high (lot of verification to check for correct
functionality)
PROGRAMMABLE LOGIC DEVICES
• PLDs have a very general structure and contain programmable switches, which
allow the user to configure the internal circuitry to perform the desired function.
• The programmer can configure these switches by writing a program in a hardware
description language (HDL) such as VHDL or Verilog and “downloading” it into the
chip.
• Popular types of PLDs include:
Simple programmable logic devices (SPLDs)
Programmable array logic (PAL)
Programmable logic array (PLA)
Generic array logic (GAL)
Complex programmable logic devices (CPLDs)
FPGA (field-programmable gate arrays)
FPIC (field-programmable interconnect)
• Schematic Structure of PALs and PLAs CPLD Internal Structure
FPGA Internal Structure
• Different manufacturers of PLDs choose different architectures for
implementing the logic blocks and the programmable interconnection
switch matrices.
• FPGAs have the highest gate count among the various PLDs, which can
accommodate much larger designs than can SPLDs and CPLDs.
• FPGAs have millions of transistors in one chip.
• PALs and PLAs generally carry just a few hundred or a few thousand gates.
• PLD manufacturers include:
Altera Corporation
Xilinx Inc.
LatticeSemiconductor
Cypress Semiconductor
Atmel, Actel, Lucent Technologies, and QuickLogic.
Bases and Number Systems
• A number in decimal representation is made of digits that range from 0 to 9.
Consider the following decimal number:
(4261)10 = 4 x 104 x 2 x 102 + 6 x 101 + 1 x 100
• This number is normally written as 4261
• Decimal representations are said to be base-10 or radix-10 numbers because
each digit has 10 possible values, weighted as a power of 10, depending on
the position of the digit in the number.
• Similarly, in binary representation, each binary digit has two possible values,
1 and 0, and the digits are weighted as a power of 2, depending on their
position in the number. The binary system of representation is also known as
a base-2 system.
(1001)2 = 1 x 23 + 0 x 22+0 x 21+ 1 x 20 = (9)10
• Numbers in binary form can be rather long, exhausting, and difficult to
remember.
Binary numbers are often represented in more compact forms using the octal (base
8) and hexadecimal (base 16) systems.
Octal system: digits 0 through 7
Hexadecimal system: 0-9 and the letters A-F, where A represents the decimal 10 and F
represents the decimal 15.
Conversion Between Numbers
Decimal-to-Binary Conversion
Decimal-to-Octal Conversion
Decimal-to-Hexadecimal Conversion
Binary-to-Octal and Hexadecimal Conversions
Octal and hexadecimal to binary conversions
DATA ORGANIZATION
• A binary number is a sequence of bits that may represent an actual
binary number, a character, or an instruction.
• A group of consecutive 4 bits is called a nibble.
• A nibble is used to represent a BCD or hexadecimal digit.
• A group of consecutive 8 bits is called a byte, which is the smallest
addressable data in memory.
• A byte is also used to represent an alphanumeric character.
• A group of consecutive 16 bits, called a word, can be divided into a high
byte and a low byte.
Exercise1
• Convert the following decimal numbers into binary, octal, and hexadecimal
numbers.
(a) 127
(b) 159
(c) 789
(d) 1987
(e) 509.43
(f) 2961.72
(g) 4325.53
(h) 351.827
(i) 612.075
Exercise2
• Convert the following hexadecimal numbers into binary, octal, and decimal
numbers.
(a) 32E.15
(b) 1010.AA
(c) C0DE.02
(d) 11F8.99
(e) CAFE.45
(f) F0AE.4A
(g) EEFF.99
(h) 10EF.75
(i) BABE.01
(j) 2004.FEB

More Related Content

Similar to VHDL_Lec1.pptx

VLSI VHDL
VLSI VHDLVLSI VHDL
VLSI VHDL
vishwesh sharma
 
6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar
deepikakaler1
 
6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana
deepikakaler1
 
Digital Systems Design
Digital Systems DesignDigital Systems Design
Digital Systems Design
Reza Sameni
 
CCNA 1 : introduction_to_networking
CCNA 1 : introduction_to_networkingCCNA 1 : introduction_to_networking
CCNA 1 : introduction_to_networkingeysipi
 
Embedded sysyetm components
Embedded sysyetm componentsEmbedded sysyetm components
Embedded sysyetm components
lambanaveen
 
Digital electronics-overview
Digital electronics-overviewDigital electronics-overview
Digital electronics-overview
SIVALAKSHMIPANNEERSE
 
Summer training vhdl
Summer training vhdlSummer training vhdl
Summer training vhdl
Arshit Rai
 
Digital Electronic and it application
Digital Electronic and it applicationDigital Electronic and it application
Digital Electronic and it application
Apurbo Datta
 
DE UNIT1.pptx
DE UNIT1.pptxDE UNIT1.pptx
DE UNIT1.pptx
deepaMS4
 
Introduction to Digital Signal processors
Introduction to Digital Signal processorsIntroduction to Digital Signal processors
Introduction to Digital Signal processors
PeriyanayagiS
 
Digital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationDigital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationAmber Bhaumik
 
Summer training vhdl
Summer training vhdlSummer training vhdl
Summer training vhdl
Arshit Rai
 
Node architecture
Node architectureNode architecture
Node architecture
GhufranEssam
 
FPGA.ppt
FPGA.pptFPGA.ppt
FPGA.ppt
EcAlwinjolly
 
Lec4 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- ISA
Lec4 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- ISALec4 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- ISA
Lec4 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- ISA
Hsien-Hsin Sean Lee, Ph.D.
 
Cpld and fpga mod vi
Cpld and fpga   mod viCpld and fpga   mod vi
Cpld and fpga mod vi
Agi George
 
Basic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate ArraysBasic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate Arrays
Usha Mehta
 
vlsi design summer training ppt
vlsi design summer training pptvlsi design summer training ppt
vlsi design summer training ppt
Bhagwan Lal Teli
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
sabina deshar
 

Similar to VHDL_Lec1.pptx (20)

VLSI VHDL
VLSI VHDLVLSI VHDL
VLSI VHDL
 
6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar
 
6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana
 
Digital Systems Design
Digital Systems DesignDigital Systems Design
Digital Systems Design
 
CCNA 1 : introduction_to_networking
CCNA 1 : introduction_to_networkingCCNA 1 : introduction_to_networking
CCNA 1 : introduction_to_networking
 
Embedded sysyetm components
Embedded sysyetm componentsEmbedded sysyetm components
Embedded sysyetm components
 
Digital electronics-overview
Digital electronics-overviewDigital electronics-overview
Digital electronics-overview
 
Summer training vhdl
Summer training vhdlSummer training vhdl
Summer training vhdl
 
Digital Electronic and it application
Digital Electronic and it applicationDigital Electronic and it application
Digital Electronic and it application
 
DE UNIT1.pptx
DE UNIT1.pptxDE UNIT1.pptx
DE UNIT1.pptx
 
Introduction to Digital Signal processors
Introduction to Digital Signal processorsIntroduction to Digital Signal processors
Introduction to Digital Signal processors
 
Digital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationDigital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA Implementation
 
Summer training vhdl
Summer training vhdlSummer training vhdl
Summer training vhdl
 
Node architecture
Node architectureNode architecture
Node architecture
 
FPGA.ppt
FPGA.pptFPGA.ppt
FPGA.ppt
 
Lec4 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- ISA
Lec4 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- ISALec4 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- ISA
Lec4 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- ISA
 
Cpld and fpga mod vi
Cpld and fpga   mod viCpld and fpga   mod vi
Cpld and fpga mod vi
 
Basic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate ArraysBasic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate Arrays
 
vlsi design summer training ppt
vlsi design summer training pptvlsi design summer training ppt
vlsi design summer training ppt
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 

Recently uploaded

Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
gdsczhcet
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Teleport Manpower Consultant
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
Amil Baba Dawood bangali
 
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
MdTanvirMahtab2
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
Kerry Sado
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
Pratik Pawar
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
ydteq
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
obonagu
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
FluxPrime1
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
ClaraZara1
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
SyedAbiiAzazi1
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation & Control
 
English lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdfEnglish lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdf
BrazilAccount1
 

Recently uploaded (20)

Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
 
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
 
English lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdfEnglish lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdf
 

VHDL_Lec1.pptx

  • 1. CPE 301 – DIGIAL SYSTEMS WITH VHDL • A digital system is a system that takes digital signals as inputs, processes them, and produces digital output signals. A digital signal is a signal in which discrete steps are used to represent information and change values only at discrete (fixed) time intervals. • In contrast, analog signals have “continuous” variations in signal amplitude over time. At a given instant of time, an analog signal has infinite possible values. • A digital signal has discrete amplitude and time. Areas of application • Digital systems are very useful in the areas of signal processing (i.e., audio, images, speech, etc.), computing, communication, and data storage, among others.
  • 2. Brief History of Digital System • In 1939, Harvard University built the Harvard Mark I, which went into operation in 1943. was used to compute ballistic tables for the U.S. Navy. • 1945 - ENIAC (Electronic Numerical Integrator and Computer) built component by component at the Moore School of Electrical Engineering at the University of Pennsylvania. • 1951 – UNIVAC, first commercially produced computer • These first-generation computers used vacuum tubes and valves as primary electronic components were bulky, expensive, and consumed immense amounts of power
  • 3. Brief History of Digital System • 1948 – Transistor invented at the Bell Telephone Laboratories by physicists John Bardeen, Walter Brattain, and William Shockley. • Transistor revolutionized the way that computers were built. • Then with the arrival of IC technology, their utility increased exponentially. • ICs are inexpensive when produced in large numbers, reliable, and consume much less power than do vacuum tubes. • IC technology makes it possible to build complete digital building blocks into single, minute silicon “chips.”
  • 4. STANDARD LOGIC DEVICES • Many ICs are available as standard chips. standard chips because their functionality and configuration meet agreed-upon standards • The advantages of using standard chips are their ease of use and ready availability. • Generally do not have complex functionality means that many such chips have to be put together on a PCB leading to a requirement for more area and components. • Examples include: 7400 series, such as the 7404 (hex inverters) and 7432 (quad two-input OR gates).
  • 5. CUSTOM-DESIGNED LOGIC DEVICES • Designed to meet the specific requirements of an application i.e. ASIC • They are optimized for a specific application hence perform better than equivalent circuits built from off-the-shelf ICs or programmable logic devices. • They occupy very little area (i.e. less PCB area), as all of the logic can be built into one chip. Disadvantages • They are economical only when there is bulk production of the ICs • It requires the work of highly skilled engineers in the design, manufacturing, and test stages. • Design time for the chips very high (lot of verification to check for correct functionality)
  • 6. PROGRAMMABLE LOGIC DEVICES • PLDs have a very general structure and contain programmable switches, which allow the user to configure the internal circuitry to perform the desired function. • The programmer can configure these switches by writing a program in a hardware description language (HDL) such as VHDL or Verilog and “downloading” it into the chip. • Popular types of PLDs include: Simple programmable logic devices (SPLDs) Programmable array logic (PAL) Programmable logic array (PLA) Generic array logic (GAL) Complex programmable logic devices (CPLDs) FPGA (field-programmable gate arrays) FPIC (field-programmable interconnect)
  • 7. • Schematic Structure of PALs and PLAs CPLD Internal Structure FPGA Internal Structure
  • 8. • Different manufacturers of PLDs choose different architectures for implementing the logic blocks and the programmable interconnection switch matrices. • FPGAs have the highest gate count among the various PLDs, which can accommodate much larger designs than can SPLDs and CPLDs. • FPGAs have millions of transistors in one chip. • PALs and PLAs generally carry just a few hundred or a few thousand gates. • PLD manufacturers include: Altera Corporation Xilinx Inc. LatticeSemiconductor Cypress Semiconductor Atmel, Actel, Lucent Technologies, and QuickLogic.
  • 9. Bases and Number Systems • A number in decimal representation is made of digits that range from 0 to 9. Consider the following decimal number: (4261)10 = 4 x 104 x 2 x 102 + 6 x 101 + 1 x 100 • This number is normally written as 4261 • Decimal representations are said to be base-10 or radix-10 numbers because each digit has 10 possible values, weighted as a power of 10, depending on the position of the digit in the number. • Similarly, in binary representation, each binary digit has two possible values, 1 and 0, and the digits are weighted as a power of 2, depending on their position in the number. The binary system of representation is also known as a base-2 system. (1001)2 = 1 x 23 + 0 x 22+0 x 21+ 1 x 20 = (9)10
  • 10. • Numbers in binary form can be rather long, exhausting, and difficult to remember. Binary numbers are often represented in more compact forms using the octal (base 8) and hexadecimal (base 16) systems. Octal system: digits 0 through 7 Hexadecimal system: 0-9 and the letters A-F, where A represents the decimal 10 and F represents the decimal 15.
  • 16. Octal and hexadecimal to binary conversions
  • 17. DATA ORGANIZATION • A binary number is a sequence of bits that may represent an actual binary number, a character, or an instruction. • A group of consecutive 4 bits is called a nibble. • A nibble is used to represent a BCD or hexadecimal digit. • A group of consecutive 8 bits is called a byte, which is the smallest addressable data in memory. • A byte is also used to represent an alphanumeric character. • A group of consecutive 16 bits, called a word, can be divided into a high byte and a low byte.
  • 18. Exercise1 • Convert the following decimal numbers into binary, octal, and hexadecimal numbers. (a) 127 (b) 159 (c) 789 (d) 1987 (e) 509.43 (f) 2961.72 (g) 4325.53 (h) 351.827 (i) 612.075
  • 19. Exercise2 • Convert the following hexadecimal numbers into binary, octal, and decimal numbers. (a) 32E.15 (b) 1010.AA (c) C0DE.02 (d) 11F8.99 (e) CAFE.45 (f) F0AE.4A (g) EEFF.99 (h) 10EF.75 (i) BABE.01 (j) 2004.FEB

Editor's Notes

  1. Digital systems are so commonplace in today’s world that we tend to miss seeing them. Almost all electronic systems are partially or totally digitally based. Of course, real-world signals are all analog, and interfacing to the outside world requires conversion of a signal (information) from digital to analog.
  2. A ballistic table or ballistic chart is a tool which predicts the trajectory of a projectile, and is used to compensate for physical effects in order to increase the probability of the projectile reaching the intended target. Ballistic tables are used in hunting, sport shooting, military and scientific applications.
  3. Transistors are used as electrical switches that can be in the “on” or “off” state and so can be used to build digital circuits and systems.
  4. These are referred to as standard chips because their functionality and configuration meet agreed-upon standards.
  5. Chips designed to meet the specific requirements of an application are known as application-specific integrated circuits (ASICs) or custom-designed chips.
  6. Advances in VLSI technology made possible the design of special chips, which can be configured by a user to implement different logic circuits. Early SPLDs were simple and consisted of an array of AND gates driving an array of OR gates. An AND gate (known as an AND plane or AND array) feeds a set of OR gates (an OR plane). This helps in realizing a function in the sum-of-products form. The difference btw PALs & PLAs is that in PLA, both the AND & OR planes are programmable, whereas in PALs, the AND plane is programmable but the OR plane is fixed. PALs & PLAs are useful for small digital circuits which do not require more than 32 inputs and outputs. CPLDs are used to implement circuits with more inputs and outputs.
  7. FPGAs differ from the other PLDs and generally offer the highest logic capacity. An FPGA consists of an array of complex logic blocks (CLBs) surrounded by programmable I/O blocks (IOBs) and connected by a programmable interconnection network.
  8. Binary systems is a fundamental feature of modern digital electronic devices.
  9. A conversion is carried out by first dividing the given decimal number by 2. The quotient that results from each division step is again divided by 2 and the remainders are noted in each step. The remainders form the actual binary number.
  10. The conversion of a binary number to an octal number or a hexadecimal number requires converting the binary digits in groups of 3 or 4, respectively, starting from the least significant bit.
  11. Once the binary number is formed, it can be converted into any of the other representation systems using the procedures above.
  12. In general, the size of the microcomputer internal registers determines the size of binary grouping. A 16-bit microcomputer has two bytes, or a 16-bit word size. However, the memory unit is divided into an 8-bit, or byte, word length. For example, to store a 16-bit number, the microcomputer uses two consecutive byte locations in the memory space.