SlideShare a Scribd company logo

The new reality and tremendous opportunity of open source processing

•Download as PPTX, PDF•
•
M
Mark Sinclair

The document discusses the evolution of the processor industry and the growth of RISC-V as an open source instruction set architecture. It notes that RISC-V is addressing the growing need for processor flexibility to enable innovation across various workloads and markets, including cloud/data centers, automotive, industrial IoT, mobile/wireless, and consumer/IoT devices. The RISC-V Foundation has grown significantly since 2015 and now includes over 290 members from 28 countries working to advance RISC-V adoption.

Technology
1 of 13
@risc_v www.riscv.org Calista Redmond CEO, RISC-V Foundation @Calista_Redmond The new reality and tremendous opportunity of open source processing
Evolution of the processor industry RISC-V Foundation2 1980s Battle of unique, special- purpose and simple general-purpose chips. Rise of Intel x86 CISC chips for general purpose and slower adoption of RISC chips. Drawbacks of patent license costs with high barriers to entry Today The industry driven by diverse computing need (IoT, AI), solved by custom processor development. Low barriers to entry with open processor IP (OpenPOWER, RISC-V, and MIPs). RISC-V specification is free and open with extensions, tools, implementations, and software underway. 1990s The lifespan of CPU designs began to shrink from years to months, as performance demands accelerated. Moore’s law often cited to double transistors every 12-18 months relative to cost. In parallel, computing needs diverged across implementations, from servers to cars. ARM became strong for embedded. 2000s Performance is critical as physical limits are in sight, age of accelerators and io innovation. World's first 2-billion transistor microprocessor Intel Itanium announced in 2008. Grass roots of open cores such as OpenRISC and OpenSPARC.
Chip outlook growing to US$490 billion in 2019 RISC-V Foundation3 In addition to baseline growth, major technology shifts on the horizon include 5G, autonomous vehicles, AR/VR, and AI. What is 5G all about? 5G expands the mobile ecosystem to connect IoT devices to the Internet with low latency and provide massive network capacity, for faster transfer data between IoT and the cloud. Consistent high speed data, even when users are moving, makes AI-enabled applications like autonomous cars a reality.
Global trends driving processor growth RISC-V Foundation4 Cloud and data center applications top cloud providers like Amazon and Google are designing their own chips. Automotive is transforming from autonomous vehicles to infotainment to safety, the whole vehicle relies on innovative electronics. Industrial IoT incorporating artificial intelligence in manufacturing and industrial processes. Mobile and wireless continue rapid evolution with each generation of hardware and increased capability. Consumer and IoT devices bring incredible innovation and volume with billions of connected devices being forecast in the next 5-10 years. Memory was the largest semiconductor category by sales with $158 billion in 2018, and the fastest-growing, with sales increasing 27.4%.
New workloads demand processor flexibility for innovation Legacy ISAs Are Decades Old RISC-V Unlocks the Architecture & Enables Innovation RISC-V is Open Source, transparent, and royalty free RISC-V Foundation
Clean Slate Design Modular StableSimple RISC-V ushers in new era of silicon design RISC-V foundation summitRISC-V Foundation Designed for Extensibility / Specialization
Welcome to the RISC-V revolution! • RISC-V is the open- source hardware Instruction Set Architecture (ISA) • Frozen base user spec released in 2014, contributed, ratified, and openly published by the RISC-V Foundation RISC-V foundation summitRISC-V Foundation The RISC-V Foundation is a non-profit entity serving members and the industry Our mission is to accelerate RISC-V adoption with shared benefit to the entire community of stakeholders.  Drive progression of ratified specs, compliance suite, and other technical deliverables  Grow the overall ecosystem / membership, promoting diversity while preventing fragmentation  Deepen community engagement and visibility
Right here. Right now. Mainstream innovation on RISC-V. 8 EU Is Progressing With The Processor For A European Supercomputer RISC-V was chosen as the basis for the supercomputer, and the processor and platform developed with the European Processor Initiative (EPI) consortium. – TechNews 5 June 2019 Alibaba announces roadmap of RISC-V SoC from Embedded to Cloud CPUs – Alibaba. May 2019 Western Digital releases their RISC-V Cores to the world… they will transition their consumption of silicon over to RISC-V, putting one Billion RISC-V cores per year into the marketplace – Hackaday. 13 February 2019 AWS Announces RISC-V Support in the FreeRTOS Kernel developers to create IoT applications – AWS 26 February 2019 GreenWaves Technologies Named 2019 Cool Vendor in AI Semiconductors – Gartner 29 April 2019 SiFive Celebrates Historic 100+ Design Wins Milestone – SiFive 6 June 2019 Amazfit Verge Smartwatch and Amazfit Health Band First AI-Powered Wearable Chipset launched in India – Huami and SiFive 17 Sep 2018 RISC-V Foundation
RISC-V Foundation
0 25 50 75 100 125 150 175 200 225 250 275 300 Q3 2015 Q4 2015 Q1 2016 Q2 2016 Q3 2016 Q4 2016 Q1 2017 Q2 2017 Q3 2017 Q4 2017 Q1 2018 Q2 2018 Q3 2018 Q4 2018 Q1 2019 Q2 2019 RISC-V Foundation Growth History September 2015 to May 2019 10 More than 290 RISC-V Members in 28 Countries Around the World 13 Universities 23 Development Tools; SW and Cloud 29 Consulting; Research 45 Semiconductor IP; IP and Design Services; Foundry Services 51 Machine Learning/AI; Commercial Chip Vendors; FPGA; Broad Market; Networking; Application Processors, Graphics 104 Individual RISC-V developers and advocates RISC-V Foundation
RISC-V is visibly disrupting the industry RISC-V Foundation11 1,183 attendees at 2018 RISC-V Summit 1,836 press articles 6,314 LinkedIn Followers 8,866 @RISC_V Twitter Followers 34,200+ articles mentioning RISC-V Foundation, member companies and ISA since January 2016
RISC-V Foundation12 RISC-V Foundation multiplies the investment members are making in RISC-V Technical Deliverables Compliance + Certification Advocacy + Outreach Learning + Talent Visibility Marketplace
Thank you Join the Revolution risc-v-foundation @risc_v riscv.org

Recommended

Codasip application class RISC-V processor solutions
Codasip application class RISC-V processor solutionsCodasip application class RISC-V processor solutions
Codasip application class RISC-V processor solutions
RISC-V International
 
Open j9 jdk on RISC-V
Open j9 jdk on RISC-VOpen j9 jdk on RISC-V
Open j9 jdk on RISC-V
RISC-V International
 
RISC-V software state of the union
RISC-V software state of the unionRISC-V software state of the union
RISC-V software state of the union
RISC-V International
 
Tutorial getting started with RISC-V verification
Tutorial getting started with RISC-V verificationTutorial getting started with RISC-V verification
Tutorial getting started with RISC-V verification
RISC-V International
 
Educating the computer architects of tomorrow's critical systems with RISC-V
Educating the computer architects of tomorrow's critical systems with RISC-VEducating the computer architects of tomorrow's critical systems with RISC-V
Educating the computer architects of tomorrow's critical systems with RISC-V
RISC-V International
 
Reverse Engineering of Rocket Chip
Reverse Engineering of Rocket ChipReverse Engineering of Rocket Chip
Reverse Engineering of Rocket Chip
RISC-V International
 
Data on the move a RISC-V opportunity
Data on the move a RISC-V opportunityData on the move a RISC-V opportunity
Data on the move a RISC-V opportunity
RISC-V International
 
Ripes: Teaching Computer Architecture Through Visual and Interactive Simulators
Ripes: Teaching Computer Architecture Through Visual and Interactive SimulatorsRipes: Teaching Computer Architecture Through Visual and Interactive Simulators
Ripes: Teaching Computer Architecture Through Visual and Interactive Simulators
RISC-V International
 

Recommended

Codasip application class RISC-V processor solutions
Codasip application class RISC-V processor solutionsCodasip application class RISC-V processor solutions
Codasip application class RISC-V processor solutions
RISC-V International
 
Open j9 jdk on RISC-V
Open j9 jdk on RISC-VOpen j9 jdk on RISC-V
Open j9 jdk on RISC-V
RISC-V International
 
RISC-V software state of the union
RISC-V software state of the unionRISC-V software state of the union
RISC-V software state of the union
RISC-V International
 
Tutorial getting started with RISC-V verification
Tutorial getting started with RISC-V verificationTutorial getting started with RISC-V verification
Tutorial getting started with RISC-V verification
RISC-V International
 
Educating the computer architects of tomorrow's critical systems with RISC-V
Educating the computer architects of tomorrow's critical systems with RISC-VEducating the computer architects of tomorrow's critical systems with RISC-V
Educating the computer architects of tomorrow's critical systems with RISC-V
RISC-V International
 
Reverse Engineering of Rocket Chip
Reverse Engineering of Rocket ChipReverse Engineering of Rocket Chip
Reverse Engineering of Rocket Chip
RISC-V International
 
Data on the move a RISC-V opportunity
Data on the move a RISC-V opportunityData on the move a RISC-V opportunity
Data on the move a RISC-V opportunity
RISC-V International
 
Ripes: Teaching Computer Architecture Through Visual and Interactive Simulators
Ripes: Teaching Computer Architecture Through Visual and Interactive SimulatorsRipes: Teaching Computer Architecture Through Visual and Interactive Simulators
Ripes: Teaching Computer Architecture Through Visual and Interactive Simulators
RISC-V International
 
Semi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V coresSemi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V cores
RISC-V International
 
RISC-V Online Tutor
RISC-V Online TutorRISC-V Online Tutor
RISC-V Online Tutor
RISC-V International
 
SemiDynamics new family of High Bandwidth Vector-capable Cores
SemiDynamics new family of High Bandwidth Vector-capable CoresSemiDynamics new family of High Bandwidth Vector-capable Cores
SemiDynamics new family of High Bandwidth Vector-capable Cores
RISC-V International
 
RISC-V: The Open Era of Computing
RISC-V: The Open Era of ComputingRISC-V: The Open Era of Computing
RISC-V: The Open Era of Computing
RISC-V International
 
Huawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Huawei’s requirements for the ARM based HPC solution readiness - Joshua MoraHuawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Huawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Linaro
 
RISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notesRISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notes
RISC-V International
 
Fueling the datasphere how RISC-V enables the storage ecosystem
Fueling the datasphere how RISC-V enables the storage ecosystemFueling the datasphere how RISC-V enables the storage ecosystem
Fueling the datasphere how RISC-V enables the storage ecosystem
RISC-V International
 
RISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmwareRISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmware
RISC-V International
 
Deep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Deep Learning Neural Network Acceleration at the Edge - Andrea GalloDeep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Deep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Linaro
 
Gernot heiser unsw sydney and se l4 foundation
Gernot heiser unsw sydney and se l4 foundationGernot heiser unsw sydney and se l4 foundation
Gernot heiser unsw sydney and se l4 foundation
RISC-V International
 
Coco co-desing and co-verification of masked software implementations on cp us
Coco co-desing and co-verification of masked software implementations on cp usCoco co-desing and co-verification of masked software implementations on cp us
Coco co-desing and co-verification of masked software implementations on cp us
RISC-V International
 
Andes RISC-V processor solutions
Andes RISC-V processor solutionsAndes RISC-V processor solutions
Andes RISC-V processor solutions
RISC-V International
 
Getting started with RISC-V verification what's next after compliance testing
Getting started with RISC-V verification what's next after compliance testingGetting started with RISC-V verification what's next after compliance testing
Getting started with RISC-V verification what's next after compliance testing
RISC-V International
 
Riscv 20160507-patterson
Riscv 20160507-pattersonRiscv 20160507-patterson
Riscv 20160507-patterson
Krste Asanovic
 
Tech talk with lampro mellon an open source solution for accelerating verific...
Tech talk with lampro mellon an open source solution for accelerating verific...Tech talk with lampro mellon an open source solution for accelerating verific...
Tech talk with lampro mellon an open source solution for accelerating verific...
RISC-V International
 
Verification Automation Using IPXACT
Verification Automation Using IPXACTVerification Automation Using IPXACT
Verification Automation Using IPXACTDVClub
 
Digital Design Flow
Digital Design FlowDigital Design Flow
Digital Design Flow
Mostafa Khamis
 
Introduction to fpga synthesis tools
Introduction to fpga synthesis toolsIntroduction to fpga synthesis tools
Introduction to fpga synthesis tools
Hossam Hassan
 
Andes RISC-V vector extension demystified-tutorial
Andes RISC-V vector extension demystified-tutorialAndes RISC-V vector extension demystified-tutorial
Andes RISC-V vector extension demystified-tutorial
RISC-V International
 
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation SystemSynopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Mostafa Khamis
 
RISC-V Foundation Overview
RISC-V Foundation OverviewRISC-V Foundation Overview
RISC-V Foundation Overview
CatherineLockwood1
 
RISC-V Foundation Overview
RISC-V Foundation OverviewRISC-V Foundation Overview
RISC-V Foundation Overview
RISC-V International
 

More Related Content

What's hot

Semi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V coresSemi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V cores
RISC-V International
 
RISC-V Online Tutor
RISC-V Online TutorRISC-V Online Tutor
RISC-V Online Tutor
RISC-V International
 
SemiDynamics new family of High Bandwidth Vector-capable Cores
SemiDynamics new family of High Bandwidth Vector-capable CoresSemiDynamics new family of High Bandwidth Vector-capable Cores
SemiDynamics new family of High Bandwidth Vector-capable Cores
RISC-V International
 
RISC-V: The Open Era of Computing
RISC-V: The Open Era of ComputingRISC-V: The Open Era of Computing
RISC-V: The Open Era of Computing
RISC-V International
 
Huawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Huawei’s requirements for the ARM based HPC solution readiness - Joshua MoraHuawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Huawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Linaro
 
RISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notesRISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notes
RISC-V International
 
Fueling the datasphere how RISC-V enables the storage ecosystem
Fueling the datasphere how RISC-V enables the storage ecosystemFueling the datasphere how RISC-V enables the storage ecosystem
Fueling the datasphere how RISC-V enables the storage ecosystem
RISC-V International
 
RISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmwareRISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmware
RISC-V International
 
Deep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Deep Learning Neural Network Acceleration at the Edge - Andrea GalloDeep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Deep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Linaro
 
Gernot heiser unsw sydney and se l4 foundation
Gernot heiser unsw sydney and se l4 foundationGernot heiser unsw sydney and se l4 foundation
Gernot heiser unsw sydney and se l4 foundation
RISC-V International
 
Coco co-desing and co-verification of masked software implementations on cp us
Coco co-desing and co-verification of masked software implementations on cp usCoco co-desing and co-verification of masked software implementations on cp us
Coco co-desing and co-verification of masked software implementations on cp us
RISC-V International
 
Andes RISC-V processor solutions
Andes RISC-V processor solutionsAndes RISC-V processor solutions
Andes RISC-V processor solutions
RISC-V International
 
Getting started with RISC-V verification what's next after compliance testing
Getting started with RISC-V verification what's next after compliance testingGetting started with RISC-V verification what's next after compliance testing
Getting started with RISC-V verification what's next after compliance testing
RISC-V International
 
Riscv 20160507-patterson
Riscv 20160507-pattersonRiscv 20160507-patterson
Riscv 20160507-patterson
Krste Asanovic
 
Tech talk with lampro mellon an open source solution for accelerating verific...
Tech talk with lampro mellon an open source solution for accelerating verific...Tech talk with lampro mellon an open source solution for accelerating verific...
Tech talk with lampro mellon an open source solution for accelerating verific...
RISC-V International
 
Verification Automation Using IPXACT
Verification Automation Using IPXACTVerification Automation Using IPXACT
Verification Automation Using IPXACTDVClub
 
Digital Design Flow
Digital Design FlowDigital Design Flow
Digital Design Flow
Mostafa Khamis
 
Introduction to fpga synthesis tools
Introduction to fpga synthesis toolsIntroduction to fpga synthesis tools
Introduction to fpga synthesis tools
Hossam Hassan
 
Andes RISC-V vector extension demystified-tutorial
Andes RISC-V vector extension demystified-tutorialAndes RISC-V vector extension demystified-tutorial
Andes RISC-V vector extension demystified-tutorial
RISC-V International
 
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation SystemSynopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Mostafa Khamis
 

What's hot (20)

Semi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V coresSemi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V cores
 
RISC-V Online Tutor
RISC-V Online TutorRISC-V Online Tutor
RISC-V Online Tutor
 
SemiDynamics new family of High Bandwidth Vector-capable Cores
SemiDynamics new family of High Bandwidth Vector-capable CoresSemiDynamics new family of High Bandwidth Vector-capable Cores
SemiDynamics new family of High Bandwidth Vector-capable Cores
 
RISC-V: The Open Era of Computing
RISC-V: The Open Era of ComputingRISC-V: The Open Era of Computing
RISC-V: The Open Era of Computing
 
Huawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Huawei’s requirements for the ARM based HPC solution readiness - Joshua MoraHuawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
Huawei’s requirements for the ARM based HPC solution readiness - Joshua Mora
 
RISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notesRISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notes
 
Fueling the datasphere how RISC-V enables the storage ecosystem
Fueling the datasphere how RISC-V enables the storage ecosystemFueling the datasphere how RISC-V enables the storage ecosystem
Fueling the datasphere how RISC-V enables the storage ecosystem
 
RISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmwareRISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmware
 
Deep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Deep Learning Neural Network Acceleration at the Edge - Andrea GalloDeep Learning Neural Network Acceleration at the Edge - Andrea Gallo
Deep Learning Neural Network Acceleration at the Edge - Andrea Gallo
 
Gernot heiser unsw sydney and se l4 foundation
Gernot heiser unsw sydney and se l4 foundationGernot heiser unsw sydney and se l4 foundation
Gernot heiser unsw sydney and se l4 foundation
 
Coco co-desing and co-verification of masked software implementations on cp us
Coco co-desing and co-verification of masked software implementations on cp usCoco co-desing and co-verification of masked software implementations on cp us
Coco co-desing and co-verification of masked software implementations on cp us
 
Andes RISC-V processor solutions
Andes RISC-V processor solutionsAndes RISC-V processor solutions
Andes RISC-V processor solutions
 
Getting started with RISC-V verification what's next after compliance testing
Getting started with RISC-V verification what's next after compliance testingGetting started with RISC-V verification what's next after compliance testing
Getting started with RISC-V verification what's next after compliance testing
 
Riscv 20160507-patterson
Riscv 20160507-pattersonRiscv 20160507-patterson
Riscv 20160507-patterson
 
Tech talk with lampro mellon an open source solution for accelerating verific...
Tech talk with lampro mellon an open source solution for accelerating verific...Tech talk with lampro mellon an open source solution for accelerating verific...
Tech talk with lampro mellon an open source solution for accelerating verific...
 
Verification Automation Using IPXACT
Verification Automation Using IPXACTVerification Automation Using IPXACT
Verification Automation Using IPXACT
 
Digital Design Flow
Digital Design FlowDigital Design Flow
Digital Design Flow
 
Introduction to fpga synthesis tools
Introduction to fpga synthesis toolsIntroduction to fpga synthesis tools
Introduction to fpga synthesis tools
 
Andes RISC-V vector extension demystified-tutorial
Andes RISC-V vector extension demystified-tutorialAndes RISC-V vector extension demystified-tutorial
Andes RISC-V vector extension demystified-tutorial
 
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation SystemSynopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
 

Similar to The new reality and tremendous opportunity of open source processing

RISC-V Foundation Overview
RISC-V Foundation OverviewRISC-V Foundation Overview
RISC-V Foundation Overview
CatherineLockwood1
 
RISC-V Foundation Overview
RISC-V Foundation OverviewRISC-V Foundation Overview
RISC-V Foundation Overview
RISC-V International
 
RISC-V-The Open New-Era of Computing-04-19-202.pptx
RISC-V-The Open New-Era of Computing-04-19-202.pptxRISC-V-The Open New-Era of Computing-04-19-202.pptx
RISC-V-The Open New-Era of Computing-04-19-202.pptx
AzharZahid1
 
RISC-V Introduction
RISC-V IntroductionRISC-V Introduction
RISC-V Introduction
RISC-V International
 
RISC-V-Introduction-_-Aug-2021.pptx
RISC-V-Introduction-_-Aug-2021.pptxRISC-V-Introduction-_-Aug-2021.pptx
RISC-V-Introduction-_-Aug-2021.pptx
ssuser300b04
 
RISC-V Unconstrained
RISC-V UnconstrainedRISC-V Unconstrained
RISC-V Unconstrained
RISC-V International
 
Xilinx Corporate Overview - Hiring Drive @ Bengaluru
Xilinx Corporate Overview - Hiring Drive @ BengaluruXilinx Corporate Overview - Hiring Drive @ Bengaluru
Xilinx Corporate Overview - Hiring Drive @ Bengaluru
Ravi Kiran Balla
 
Artificial Intelligence in Design Automation
Artificial Intelligence in Design AutomationArtificial Intelligence in Design Automation
Artificial Intelligence in Design Automation
s.rohit
 
Training Report DRDO.pptx
Training Report DRDO.pptxTraining Report DRDO.pptx
Training Report DRDO.pptx
LeoShad1
 
CES 2019 technology trends
CES 2019 technology trendsCES 2019 technology trends
CES 2019 technology trends
Jason England
 
Semiconductor industry 2016
Semiconductor industry 2016Semiconductor industry 2016
Semiconductor industry 2016
Dr. Shivananda Koteshwar
 
GTC China 2017 Highlights
GTC China 2017 HighlightsGTC China 2017 Highlights
GTC China 2017 Highlights
NVIDIA
 
Abdulrahman AlzaidCell 424-230-4189[email protected]OBJ.docx
Abdulrahman AlzaidCell 424-230-4189[email protected]OBJ.docxAbdulrahman AlzaidCell 424-230-4189[email protected]OBJ.docx
Abdulrahman AlzaidCell 424-230-4189[email protected]OBJ.docx
annetnash8266
 
Industrial IoT and OT/IT Convergence
Industrial IoT and OT/IT ConvergenceIndustrial IoT and OT/IT Convergence
Industrial IoT and OT/IT Convergence
Michelle Holley
 
IPv6 Forum Intro
IPv6 Forum IntroIPv6 Forum Intro
IPv6 Forum IntroAudrey Loke
 
Introduction to RISC-V
Introduction to RISC-VIntroduction to RISC-V
Introduction to RISC-V
inside-BigData.com
 
CTO-Frühjahrsforum_Huawei_20190412
CTO-Frühjahrsforum_Huawei_20190412CTO-Frühjahrsforum_Huawei_20190412
CTO-Frühjahrsforum_Huawei_20190412
MIPLM
 
Fluttercon Berlin 23 - Dart & Flutter on RISC-V
Fluttercon Berlin 23 - Dart & Flutter on RISC-VFluttercon Berlin 23 - Dart & Flutter on RISC-V
Fluttercon Berlin 23 - Dart & Flutter on RISC-V
Chris Swan
 
The Next Big Thing in Technology: What innovations will have the biggest impa...
The Next Big Thing in Technology: What innovations will have the biggest impa...The Next Big Thing in Technology: What innovations will have the biggest impa...
The Next Big Thing in Technology: What innovations will have the biggest impa...
Career Communications Group
 
GTC World Tour 2017 highlights
GTC World Tour 2017 highlightsGTC World Tour 2017 highlights
GTC World Tour 2017 highlights
Shanker Trivedi
 

Similar to The new reality and tremendous opportunity of open source processing (20)

RISC-V Foundation Overview
RISC-V Foundation OverviewRISC-V Foundation Overview
RISC-V Foundation Overview
 
RISC-V Foundation Overview
RISC-V Foundation OverviewRISC-V Foundation Overview
RISC-V Foundation Overview
 
RISC-V-The Open New-Era of Computing-04-19-202.pptx
RISC-V-The Open New-Era of Computing-04-19-202.pptxRISC-V-The Open New-Era of Computing-04-19-202.pptx
RISC-V-The Open New-Era of Computing-04-19-202.pptx
 
RISC-V Introduction
RISC-V IntroductionRISC-V Introduction
RISC-V Introduction
 
RISC-V-Introduction-_-Aug-2021.pptx
RISC-V-Introduction-_-Aug-2021.pptxRISC-V-Introduction-_-Aug-2021.pptx
RISC-V-Introduction-_-Aug-2021.pptx
 
RISC-V Unconstrained
RISC-V UnconstrainedRISC-V Unconstrained
RISC-V Unconstrained
 
Xilinx Corporate Overview - Hiring Drive @ Bengaluru
Xilinx Corporate Overview - Hiring Drive @ BengaluruXilinx Corporate Overview - Hiring Drive @ Bengaluru
Xilinx Corporate Overview - Hiring Drive @ Bengaluru
 
Artificial Intelligence in Design Automation
Artificial Intelligence in Design AutomationArtificial Intelligence in Design Automation
Artificial Intelligence in Design Automation
 
Training Report DRDO.pptx
Training Report DRDO.pptxTraining Report DRDO.pptx
Training Report DRDO.pptx
 
CES 2019 technology trends
CES 2019 technology trendsCES 2019 technology trends
CES 2019 technology trends
 
Semiconductor industry 2016
Semiconductor industry 2016Semiconductor industry 2016
Semiconductor industry 2016
 
GTC China 2017 Highlights
GTC China 2017 HighlightsGTC China 2017 Highlights
GTC China 2017 Highlights
 
Abdulrahman AlzaidCell 424-230-4189[email protected]OBJ.docx
Abdulrahman AlzaidCell 424-230-4189[email protected]OBJ.docxAbdulrahman AlzaidCell 424-230-4189[email protected]OBJ.docx
Abdulrahman AlzaidCell 424-230-4189[email protected]OBJ.docx
 
Industrial IoT and OT/IT Convergence
Industrial IoT and OT/IT ConvergenceIndustrial IoT and OT/IT Convergence
Industrial IoT and OT/IT Convergence
 
IPv6 Forum Intro
IPv6 Forum IntroIPv6 Forum Intro
IPv6 Forum Intro
 
Introduction to RISC-V
Introduction to RISC-VIntroduction to RISC-V
Introduction to RISC-V
 
CTO-Frühjahrsforum_Huawei_20190412
CTO-Frühjahrsforum_Huawei_20190412CTO-Frühjahrsforum_Huawei_20190412
CTO-Frühjahrsforum_Huawei_20190412
 
Fluttercon Berlin 23 - Dart & Flutter on RISC-V
Fluttercon Berlin 23 - Dart & Flutter on RISC-VFluttercon Berlin 23 - Dart & Flutter on RISC-V
Fluttercon Berlin 23 - Dart & Flutter on RISC-V
 
The Next Big Thing in Technology: What innovations will have the biggest impa...
The Next Big Thing in Technology: What innovations will have the biggest impa...The Next Big Thing in Technology: What innovations will have the biggest impa...
The Next Big Thing in Technology: What innovations will have the biggest impa...
 
GTC World Tour 2017 highlights
GTC World Tour 2017 highlightsGTC World Tour 2017 highlights
GTC World Tour 2017 highlights
 

Recently uploaded

Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........
Alison B. Lowndes
 
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptxSecstrike : Reverse Engineering & Pwnable tools for CTF.pptx
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx
nkrafacyberclub
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
Guy Korland
 
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfObservability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Paige Cruz
 
Elevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object CalisthenicsElevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object Calisthenics
Dorra BARTAGUIZ
 
DevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA ConnectDevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA Connect
Kari Kakkonen
 
PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)
Ralf Eggert
 
The Future of Platform Engineering
The Future of Platform EngineeringThe Future of Platform Engineering
The Future of Platform Engineering
Jemma Hussein Allen
 
UiPath Test Automation using UiPath Test Suite series, part 3
UiPath Test Automation using UiPath Test Suite series, part 3UiPath Test Automation using UiPath Test Suite series, part 3
UiPath Test Automation using UiPath Test Suite series, part 3
DianaGray10
 
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdfFIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance
 
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdfSAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
Peter Spielvogel
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
mikeeftimakis1
 
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdfFIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance
 
Key Trends Shaping the Future of Infrastructure.pdf
Key Trends Shaping the Future of Infrastructure.pdfKey Trends Shaping the Future of Infrastructure.pdf
Key Trends Shaping the Future of Infrastructure.pdf
Cheryl Hung
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
Ana-Maria Mihalceanu
 
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 previewState of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
Prayukth K V
 
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdfSmart TV Buyer Insights Survey 2024 by 91mobiles.pdf
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf
91mobiles
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
KatiaHIMEUR1
 
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance
 

Recently uploaded (20)

Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........Bits & Pixels using AI for Good.........
Bits & Pixels using AI for Good.........
 
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptxSecstrike : Reverse Engineering & Pwnable tools for CTF.pptx
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
 
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfObservability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
 
Elevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object CalisthenicsElevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object Calisthenics
 
DevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA ConnectDevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA Connect
 
PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)
 
The Future of Platform Engineering
The Future of Platform EngineeringThe Future of Platform Engineering
The Future of Platform Engineering
 
UiPath Test Automation using UiPath Test Suite series, part 3
UiPath Test Automation using UiPath Test Suite series, part 3UiPath Test Automation using UiPath Test Suite series, part 3
UiPath Test Automation using UiPath Test Suite series, part 3
 
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdfFIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
 
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdfSAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
 
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdfFIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdf
 
Key Trends Shaping the Future of Infrastructure.pdf
Key Trends Shaping the Future of Infrastructure.pdfKey Trends Shaping the Future of Infrastructure.pdf
Key Trends Shaping the Future of Infrastructure.pdf
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
 
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 previewState of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
 
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdfSmart TV Buyer Insights Survey 2024 by 91mobiles.pdf
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
 
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
 

The new reality and tremendous opportunity of open source processing

  • 1. @risc_v www.riscv.org Calista Redmond CEO, RISC-V Foundation @Calista_Redmond The new reality and tremendous opportunity of open source processing
  • 2. Evolution of the processor industry RISC-V Foundation2 1980s Battle of unique, special- purpose and simple general-purpose chips. Rise of Intel x86 CISC chips for general purpose and slower adoption of RISC chips. Drawbacks of patent license costs with high barriers to entry Today The industry driven by diverse computing need (IoT, AI), solved by custom processor development. Low barriers to entry with open processor IP (OpenPOWER, RISC-V, and MIPs). RISC-V specification is free and open with extensions, tools, implementations, and software underway. 1990s The lifespan of CPU designs began to shrink from years to months, as performance demands accelerated. Moore’s law often cited to double transistors every 12-18 months relative to cost. In parallel, computing needs diverged across implementations, from servers to cars. ARM became strong for embedded. 2000s Performance is critical as physical limits are in sight, age of accelerators and io innovation. World's first 2-billion transistor microprocessor Intel Itanium announced in 2008. Grass roots of open cores such as OpenRISC and OpenSPARC.
  • 3. Chip outlook growing to US$490 billion in 2019 RISC-V Foundation3 In addition to baseline growth, major technology shifts on the horizon include 5G, autonomous vehicles, AR/VR, and AI. What is 5G all about? 5G expands the mobile ecosystem to connect IoT devices to the Internet with low latency and provide massive network capacity, for faster transfer data between IoT and the cloud. Consistent high speed data, even when users are moving, makes AI-enabled applications like autonomous cars a reality.
  • 4. Global trends driving processor growth RISC-V Foundation4 Cloud and data center applications top cloud providers like Amazon and Google are designing their own chips. Automotive is transforming from autonomous vehicles to infotainment to safety, the whole vehicle relies on innovative electronics. Industrial IoT incorporating artificial intelligence in manufacturing and industrial processes. Mobile and wireless continue rapid evolution with each generation of hardware and increased capability. Consumer and IoT devices bring incredible innovation and volume with billions of connected devices being forecast in the next 5-10 years. Memory was the largest semiconductor category by sales with $158 billion in 2018, and the fastest-growing, with sales increasing 27.4%.
  • 5. New workloads demand processor flexibility for innovation Legacy ISAs Are Decades Old RISC-V Unlocks the Architecture & Enables Innovation RISC-V is Open Source, transparent, and royalty free RISC-V Foundation
  • 6. Clean Slate Design Modular StableSimple RISC-V ushers in new era of silicon design RISC-V foundation summitRISC-V Foundation Designed for Extensibility / Specialization
  • 7. Welcome to the RISC-V revolution! • RISC-V is the open- source hardware Instruction Set Architecture (ISA) • Frozen base user spec released in 2014, contributed, ratified, and openly published by the RISC-V Foundation RISC-V foundation summitRISC-V Foundation The RISC-V Foundation is a non-profit entity serving members and the industry Our mission is to accelerate RISC-V adoption with shared benefit to the entire community of stakeholders.  Drive progression of ratified specs, compliance suite, and other technical deliverables  Grow the overall ecosystem / membership, promoting diversity while preventing fragmentation  Deepen community engagement and visibility
  • 8. Right here. Right now. Mainstream innovation on RISC-V. 8 EU Is Progressing With The Processor For A European Supercomputer RISC-V was chosen as the basis for the supercomputer, and the processor and platform developed with the European Processor Initiative (EPI) consortium. – TechNews 5 June 2019 Alibaba announces roadmap of RISC-V SoC from Embedded to Cloud CPUs – Alibaba. May 2019 Western Digital releases their RISC-V Cores to the world… they will transition their consumption of silicon over to RISC-V, putting one Billion RISC-V cores per year into the marketplace – Hackaday. 13 February 2019 AWS Announces RISC-V Support in the FreeRTOS Kernel developers to create IoT applications – AWS 26 February 2019 GreenWaves Technologies Named 2019 Cool Vendor in AI Semiconductors – Gartner 29 April 2019 SiFive Celebrates Historic 100+ Design Wins Milestone – SiFive 6 June 2019 Amazfit Verge Smartwatch and Amazfit Health Band First AI-Powered Wearable Chipset launched in India – Huami and SiFive 17 Sep 2018 RISC-V Foundation
  • 10. 0 25 50 75 100 125 150 175 200 225 250 275 300 Q3 2015 Q4 2015 Q1 2016 Q2 2016 Q3 2016 Q4 2016 Q1 2017 Q2 2017 Q3 2017 Q4 2017 Q1 2018 Q2 2018 Q3 2018 Q4 2018 Q1 2019 Q2 2019 RISC-V Foundation Growth History September 2015 to May 2019 10 More than 290 RISC-V Members in 28 Countries Around the World 13 Universities 23 Development Tools; SW and Cloud 29 Consulting; Research 45 Semiconductor IP; IP and Design Services; Foundry Services 51 Machine Learning/AI; Commercial Chip Vendors; FPGA; Broad Market; Networking; Application Processors, Graphics 104 Individual RISC-V developers and advocates RISC-V Foundation
  • 11. RISC-V is visibly disrupting the industry RISC-V Foundation11 1,183 attendees at 2018 RISC-V Summit 1,836 press articles 6,314 LinkedIn Followers 8,866 @RISC_V Twitter Followers 34,200+ articles mentioning RISC-V Foundation, member companies and ISA since January 2016
  • 12. RISC-V Foundation12 RISC-V Foundation multiplies the investment members are making in RISC-V Technical Deliverables Compliance + Certification Advocacy + Outreach Learning + Talent Visibility Marketplace
  • 13. Thank you Join the Revolution risc-v-foundation @risc_v riscv.org

Editor's Notes

  1. https://www.extremetech.com/computing/155172-how-facebook-and-google-are-changing-the-future-of-intels-cpus
  2. 2017 AI in the cloud and PC gaming drove growth in memory (Micron), GPU (NVIDIA), and FPGA makers. Samsung battles Intel as largest semiconductor company by revenue. 2018 AI spread to enterprise and industrial. Cloud infrastructure demand for server CPUs. PC chips grew in 2018 with upgrades to Microsoft Windows 10. According to the World Semiconductor Trade Statistics (or WSTS), global semiconductor revenue rose 21.6% YoY in 2017 and is expected to rise 15.9% YoY in 2018. The WSTS forecasts global semiconductor revenue to rise by 2.6% YoY in 2019. Worldwide Semiconductor Market is forecasted to be US$ 478 billion in 2018 - an increase of 15.9 percent from 2017. ... WSTS expects the world semiconductor market to grow in 2018 and 2019 to US$ 478 billion and US$ 490 billion respectively. For 2018, this represents growth of 15.9 percent.Nov 27, 2018 WSTS Semiconductor Market Forecast Autumn 2018 https://www.wsts.org/76/103/WSTS-Semiconductor-Market-Forecast-Autumn-2018 https://marketrealist.com/2018/12/these-tech-trends-could-change-semiconductor-industry-in-2019/
  3. Memory comment according to Semiconductor Industry Assoc SIA. Sales of DRAM products increased 36.4% and sales of NAND flash products increased 14.8%. Logic ($109.3 billion) and micro-ICs ($67.2 billion)—a category that includes microprocessors—rounded out the top three product categories in terms of total sales.  
  4. Legacy ISA’s have been around for decades and weren’t designed for today’s new workloads RISC-V allows us to start with a clean sheet of paper and optimize for new workloads RISC-V gives us the ability to innovate Completely open source Everything about the ISA is available to all Anyone can access and implement it free of charge Implementations can be shared Two major legacy architectures are proprietary and are not easily modifiable
  5. Simple Far smaller than other commercial ISAs Clean-slate design Clear separation between user and privileged ISA Avoids µarchitecture or technology-dependent features A modular ISA Small standard base ISA Multiple standard extensions Designed for extensibility/specialization Variable-length instruction encoding Vast opcode space available for instruction-set extensions Stable Base and standard extensions are frozen Additions via optional extensions, not new versions
  6. Talk about what an ISA is….
  7. EPI targets High Performance Computing Data centres and servers Autonomous vehicles Smart phones, laptops 2 years Servers 5 years https://www.datacenterknowledge.com/hardware/sifive-ceo-says-risc-v-servers-are-five-years-away
  8. Highlight the ecosystem. It is strong, but we need more!