SlideShare a Scribd company logo
1 of 14
Download to read offline
IRREGULAR SEQUENCE
COUNTER
Name: Abdullah Al Mamun Shiam Sub: Digital Logic Design
ID: 18-37075-1 Sec: C
THE PROBLEM
 My id is – 18-37075-1.
 I have to generate a counter sequence with the 5 middle digits of my id.
 ABCDE corresponds to 37075
 But the digit 7 is twice here so I have added 1 this to :
 3->7->0->7+1->5
=>3->7->0->8->5
A B C D E
3 7 0 8 5
STEP 1: BINARY OF THE DECIMAL SEQUENCE
STEP 2: IDENTIFYING THE NUMBER OF FLIP-FLOP
Here the maximum decimal value is 8. When we convert 8 to binary we get 1000 which is a 4 bit output. So, we’ll
require 4 flip-flops here to design our system.
J1 Q1
K1 Q1ˊ
J1 Q1
K1 Q1ˊ
J2 Q2
K2 Q2ˊ
J3 Q3
K3 Q3ˊ
STEP 3: COUNTER TABLE (FILLING THE PRESENT STATE
AND NEXT STATE VALUES)
Decimal
values Present State
Next State
Present State Next State Q3 Q2 Q1 Q0 Q3 Q2 Q1 Q0
3 7 0 0 1 1 0 1 1 1
7 0 0 1 1 1 0 0 0 0
0 8 0 0 0 0 1 0 0 0
8 5 1 0 0 0 0 1 0 1
5 3 0 1 0 1 0 0 1 1
STEP 4: CREATING TRANSITION TABLE
Basic Transition Table Shorter form of the transition
Table
STEP 5: FILLING UP THE VALUES OF J0, K0, J1, K1, J2, K2,
J3, K3
Decimal Present State Next State Inputs
Present
State
Next
State
Q3 Q2 Q1 Q0 Q3 Q2 Q1 Q0 J0 K0 J1 K1 J2 K2 J3 K3
3 7 0 0 1 1 0 1 1 1 X 0 X 0 1 X 0 X
7 0 0 1 1 1 0 0 0 0 X 1 X 1 X 1 0 X
0 8 0 0 0 0 1 0 0 0 0 X 0 X 0 X 1 X
8 5 1 0 0 0 0 1 0 1 1 X 0 X 1 X X 1
5 3 0 1 0 1 0 0 1 1 X 0 1 X X 1 0 X
Q
P
Q
N
J K
0 0 0 X
0 1 1 X
1 0 X 1
1 1 X 0
STEP 6: USE KARNAUGH-MAP TO DERIVE THE LOGIC
REQUIREMENTS
00 01 11 10
0 X X X
X X X X
X X X X
1 X X X
00
01
11
10
J0=Q3
Q1Q0
Q3Q2
K0= Q2.Q1
00 01 11 10
X X 0 X
X 0 1 X
X X X X
X X X X
00
01
11
10
Q3Q2
Q1Q0
STEP 6: CONTINUED….
00 01 11 10
0 X X X
X 1 X X
X X X X
0 X X X
00
01
11
10
J1= Q0
K1= Q2
Q1Q0
Q3Q2
00 01 11 10
X X 0 X
X X 1 X
X X X X
X X X X
00
01
11
10
Q3Q2
Q1Q0
STEP 6: CONTINUED…..
00 01 11 10
0 X 1 X
X X X X
X X X X
1 X X X
Q3Q2
00
01
11
10
J2=Q0+Q3 K2= 1
Q1Q0
00 01 11 10
X X X X
X 1 1 X
X X X X
X X X X
Q3Q2
00
01
11
10
Q1Q0
STEP 6: CONTINUED…..
K3=1
00 01 11 10
X X X X
X X X X
X X X X
1 X X X
Q3Q2
00
01
11
10
Q1Q0
00 01 11 10
1 X 0 X
X 0 0 X
X X X X
X X X X
Q3Q2
00
01
11
10
Q1Q0
J3= Q0ˊ
STEP 6: CONNECTIONS
The equations acquired from k-maps are as follows:
1. J0=Q3
2. K0= Q2.Q1
3. J1= Q0
4. K1= Q2
5. ​J2=Q0+Q3
6. K2= 1
7. J3= Q0ˊ
8. K3=1
STEP 7: CONNECTING THE OUTPUT IN DIAGRAM
J0 Q0
K0 Q0ˊ
J1 Q1
K1 Q1ˊ
J2 Q2
K2 Q2ˊ
J3 Q3
K3 Q3ˊ
HIGH HIGH
Fig: Circuit Diagram
FOR YOUR ATTENTION
THANK YOU

More Related Content

What's hot

105926921 cmos-digital-integrated-circuits-solution-manual-1
105926921 cmos-digital-integrated-circuits-solution-manual-1105926921 cmos-digital-integrated-circuits-solution-manual-1
105926921 cmos-digital-integrated-circuits-solution-manual-1
Savvas Dimopoulos
 

What's hot (20)

Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
 
105926921 cmos-digital-integrated-circuits-solution-manual-1
105926921 cmos-digital-integrated-circuits-solution-manual-1105926921 cmos-digital-integrated-circuits-solution-manual-1
105926921 cmos-digital-integrated-circuits-solution-manual-1
 
QUANTIZATION ERROR AND NOISE
QUANTIZATION ERROR AND NOISEQUANTIZATION ERROR AND NOISE
QUANTIZATION ERROR AND NOISE
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
 
Clocked Sequential circuit analysis and design
Clocked Sequential circuit analysis and designClocked Sequential circuit analysis and design
Clocked Sequential circuit analysis and design
 
complex number
complex numbercomplex number
complex number
 
flag register of 8086
flag register of 8086flag register of 8086
flag register of 8086
 
Comparators in DLD.
Comparators in DLD.Comparators in DLD.
Comparators in DLD.
 
System of linear equation - SLE
System of linear equation - SLESystem of linear equation - SLE
System of linear equation - SLE
 
8051 ch9-950217
8051 ch9-9502178051 ch9-950217
8051 ch9-950217
 
Rc and rl differentiator and integrator circuit
Rc and rl differentiator and integrator circuitRc and rl differentiator and integrator circuit
Rc and rl differentiator and integrator circuit
 
Successive approximation
Successive approximationSuccessive approximation
Successive approximation
 
Array multiplier
Array multiplierArray multiplier
Array multiplier
 
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIERMini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIER
 
Shift register
Shift registerShift register
Shift register
 
Math Co-processor 8087
Math Co-processor 8087Math Co-processor 8087
Math Co-processor 8087
 
Z transfrm ppt
Z transfrm pptZ transfrm ppt
Z transfrm ppt
 
Digital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational CircuitDigital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational Circuit
 
Arm modes
Arm modesArm modes
Arm modes
 
Multipliers in VLSI
Multipliers in VLSIMultipliers in VLSI
Multipliers in VLSI
 

Similar to Irregular sequence counter

Case Study 3 Production Cost Perfect Comp Answer Sheet - new
Case Study 3 Production Cost Perfect Comp Answer Sheet - newCase Study 3 Production Cost Perfect Comp Answer Sheet - new
Case Study 3 Production Cost Perfect Comp Answer Sheet - new
Kayla Davenport
 

Similar to Irregular sequence counter (20)

QC-UNIT 2.ppt
QC-UNIT 2.pptQC-UNIT 2.ppt
QC-UNIT 2.ppt
 
Reliable multimedia transmission under noisy condition
Reliable multimedia transmission under noisy conditionReliable multimedia transmission under noisy condition
Reliable multimedia transmission under noisy condition
 
18-FSM.ppt
18-FSM.ppt18-FSM.ppt
18-FSM.ppt
 
Informe display 7 segmentos
Informe display 7 segmentosInforme display 7 segmentos
Informe display 7 segmentos
 
Proyecto final curso – Electrónica Digital I
Proyecto final curso – Electrónica Digital IProyecto final curso – Electrónica Digital I
Proyecto final curso – Electrónica Digital I
 
Ch3
Ch3Ch3
Ch3
 
counters and registers
counters and registerscounters and registers
counters and registers
 
counters_and_registers_5 lecture fifth.ppt
counters_and_registers_5 lecture fifth.pptcounters_and_registers_5 lecture fifth.ppt
counters_and_registers_5 lecture fifth.ppt
 
Control charts
Control chartsControl charts
Control charts
 
Sequential Circuit Design-2.pdf
Sequential Circuit Design-2.pdfSequential Circuit Design-2.pdf
Sequential Circuit Design-2.pdf
 
Data representation notes class 11
Data representation notes class 11Data representation notes class 11
Data representation notes class 11
 
15CS32 ADE Module 5
15CS32 ADE Module 515CS32 ADE Module 5
15CS32 ADE Module 5
 
Counter And Sequencer Design- Student
Counter And Sequencer Design- StudentCounter And Sequencer Design- Student
Counter And Sequencer Design- Student
 
Case Study 3 Production Cost Perfect Comp Answer Sheet - new
Case Study 3 Production Cost Perfect Comp Answer Sheet - newCase Study 3 Production Cost Perfect Comp Answer Sheet - new
Case Study 3 Production Cost Perfect Comp Answer Sheet - new
 
F31 book-arith-pres-pt3
F31 book-arith-pres-pt3F31 book-arith-pres-pt3
F31 book-arith-pres-pt3
 
The Ring programming language version 1.7 book - Part 81 of 196
The Ring programming language version 1.7 book - Part 81 of 196The Ring programming language version 1.7 book - Part 81 of 196
The Ring programming language version 1.7 book - Part 81 of 196
 
Lab 9 D-Flip Flops: Shift Register and Sequence Counter
Lab 9 D-Flip Flops: Shift Register and Sequence CounterLab 9 D-Flip Flops: Shift Register and Sequence Counter
Lab 9 D-Flip Flops: Shift Register and Sequence Counter
 
Ceng232 Decoder Multiplexer Adder
Ceng232 Decoder Multiplexer AdderCeng232 Decoder Multiplexer Adder
Ceng232 Decoder Multiplexer Adder
 
04 comb ex
04 comb ex04 comb ex
04 comb ex
 
DATA REPRESENTATION
DATA  REPRESENTATIONDATA  REPRESENTATION
DATA REPRESENTATION
 

Recently uploaded

Top Rated Call Girls In chittoor 📱 {7001035870} VIP Escorts chittoor
Top Rated Call Girls In chittoor 📱 {7001035870} VIP Escorts chittoorTop Rated Call Girls In chittoor 📱 {7001035870} VIP Escorts chittoor
Top Rated Call Girls In chittoor 📱 {7001035870} VIP Escorts chittoor
dharasingh5698
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
Epec Engineered Technologies
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
ssuser89054b
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Kandungan 087776558899
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
Neometrix_Engineering_Pvt_Ltd
 

Recently uploaded (20)

Top Rated Call Girls In chittoor 📱 {7001035870} VIP Escorts chittoor
Top Rated Call Girls In chittoor 📱 {7001035870} VIP Escorts chittoorTop Rated Call Girls In chittoor 📱 {7001035870} VIP Escorts chittoor
Top Rated Call Girls In chittoor 📱 {7001035870} VIP Escorts chittoor
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
 
Unit 2- Effective stress & Permeability.pdf
Unit 2- Effective stress & Permeability.pdfUnit 2- Effective stress & Permeability.pdf
Unit 2- Effective stress & Permeability.pdf
 
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
 
(INDIRA) Call Girl Bhosari Call Now 8617697112 Bhosari Escorts 24x7
(INDIRA) Call Girl Bhosari Call Now 8617697112 Bhosari Escorts 24x7(INDIRA) Call Girl Bhosari Call Now 8617697112 Bhosari Escorts 24x7
(INDIRA) Call Girl Bhosari Call Now 8617697112 Bhosari Escorts 24x7
 
UNIT - IV - Air Compressors and its Performance
UNIT - IV - Air Compressors and its PerformanceUNIT - IV - Air Compressors and its Performance
UNIT - IV - Air Compressors and its Performance
 
2016EF22_0 solar project report rooftop projects
2016EF22_0 solar project report rooftop projects2016EF22_0 solar project report rooftop projects
2016EF22_0 solar project report rooftop projects
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 
Employee leave management system project.
Employee leave management system project.Employee leave management system project.
Employee leave management system project.
 
Water Industry Process Automation & Control Monthly - April 2024
Water Industry Process Automation & Control Monthly - April 2024Water Industry Process Automation & Control Monthly - April 2024
Water Industry Process Automation & Control Monthly - April 2024
 
Bhosari ( Call Girls ) Pune 6297143586 Hot Model With Sexy Bhabi Ready For ...
Bhosari ( Call Girls ) Pune  6297143586  Hot Model With Sexy Bhabi Ready For ...Bhosari ( Call Girls ) Pune  6297143586  Hot Model With Sexy Bhabi Ready For ...
Bhosari ( Call Girls ) Pune 6297143586 Hot Model With Sexy Bhabi Ready For ...
 
Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...
Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...
Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
 
DC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equationDC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equation
 
Design For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the startDesign For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the start
 
Work-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptxWork-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptx
 
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
 

Irregular sequence counter

  • 1. IRREGULAR SEQUENCE COUNTER Name: Abdullah Al Mamun Shiam Sub: Digital Logic Design ID: 18-37075-1 Sec: C
  • 2. THE PROBLEM  My id is – 18-37075-1.  I have to generate a counter sequence with the 5 middle digits of my id.  ABCDE corresponds to 37075  But the digit 7 is twice here so I have added 1 this to :  3->7->0->7+1->5 =>3->7->0->8->5 A B C D E 3 7 0 8 5
  • 3. STEP 1: BINARY OF THE DECIMAL SEQUENCE
  • 4. STEP 2: IDENTIFYING THE NUMBER OF FLIP-FLOP Here the maximum decimal value is 8. When we convert 8 to binary we get 1000 which is a 4 bit output. So, we’ll require 4 flip-flops here to design our system. J1 Q1 K1 Q1ˊ J1 Q1 K1 Q1ˊ J2 Q2 K2 Q2ˊ J3 Q3 K3 Q3ˊ
  • 5. STEP 3: COUNTER TABLE (FILLING THE PRESENT STATE AND NEXT STATE VALUES) Decimal values Present State Next State Present State Next State Q3 Q2 Q1 Q0 Q3 Q2 Q1 Q0 3 7 0 0 1 1 0 1 1 1 7 0 0 1 1 1 0 0 0 0 0 8 0 0 0 0 1 0 0 0 8 5 1 0 0 0 0 1 0 1 5 3 0 1 0 1 0 0 1 1
  • 6. STEP 4: CREATING TRANSITION TABLE Basic Transition Table Shorter form of the transition Table
  • 7. STEP 5: FILLING UP THE VALUES OF J0, K0, J1, K1, J2, K2, J3, K3 Decimal Present State Next State Inputs Present State Next State Q3 Q2 Q1 Q0 Q3 Q2 Q1 Q0 J0 K0 J1 K1 J2 K2 J3 K3 3 7 0 0 1 1 0 1 1 1 X 0 X 0 1 X 0 X 7 0 0 1 1 1 0 0 0 0 X 1 X 1 X 1 0 X 0 8 0 0 0 0 1 0 0 0 0 X 0 X 0 X 1 X 8 5 1 0 0 0 0 1 0 1 1 X 0 X 1 X X 1 5 3 0 1 0 1 0 0 1 1 X 0 1 X X 1 0 X Q P Q N J K 0 0 0 X 0 1 1 X 1 0 X 1 1 1 X 0
  • 8. STEP 6: USE KARNAUGH-MAP TO DERIVE THE LOGIC REQUIREMENTS 00 01 11 10 0 X X X X X X X X X X X 1 X X X 00 01 11 10 J0=Q3 Q1Q0 Q3Q2 K0= Q2.Q1 00 01 11 10 X X 0 X X 0 1 X X X X X X X X X 00 01 11 10 Q3Q2 Q1Q0
  • 9. STEP 6: CONTINUED…. 00 01 11 10 0 X X X X 1 X X X X X X 0 X X X 00 01 11 10 J1= Q0 K1= Q2 Q1Q0 Q3Q2 00 01 11 10 X X 0 X X X 1 X X X X X X X X X 00 01 11 10 Q3Q2 Q1Q0
  • 10. STEP 6: CONTINUED….. 00 01 11 10 0 X 1 X X X X X X X X X 1 X X X Q3Q2 00 01 11 10 J2=Q0+Q3 K2= 1 Q1Q0 00 01 11 10 X X X X X 1 1 X X X X X X X X X Q3Q2 00 01 11 10 Q1Q0
  • 11. STEP 6: CONTINUED….. K3=1 00 01 11 10 X X X X X X X X X X X X 1 X X X Q3Q2 00 01 11 10 Q1Q0 00 01 11 10 1 X 0 X X 0 0 X X X X X X X X X Q3Q2 00 01 11 10 Q1Q0 J3= Q0ˊ
  • 12. STEP 6: CONNECTIONS The equations acquired from k-maps are as follows: 1. J0=Q3 2. K0= Q2.Q1 3. J1= Q0 4. K1= Q2 5. ​J2=Q0+Q3 6. K2= 1 7. J3= Q0ˊ 8. K3=1
  • 13. STEP 7: CONNECTING THE OUTPUT IN DIAGRAM J0 Q0 K0 Q0ˊ J1 Q1 K1 Q1ˊ J2 Q2 K2 Q2ˊ J3 Q3 K3 Q3ˊ HIGH HIGH Fig: Circuit Diagram